– ix –
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
16-Bit Timer/Event Counter Block Diagram.......................................................................................
16-Bit Timer/Event Counter Output Control Circuit Block Diagram..................................................
Timer Clock Selection Register 0 Format..........................................................................................
16-Bit Timer Mode Control Register Format .....................................................................................
Capture/Compare Control Register 0 Format....................................................................................
16-Bit Timer Output Control Register Format....................................................................................
Port Mode Register 3 Format.............................................................................................................
External Interrupt Mode Register 0 Format .......................................................................................
Sampling Clock Select Register Format ............................................................................................
Control Register Settings for Interval Timer Operation.....................................................................
Interval Timer Configuration Diagram ................................................................................................
Interval Timer Operation Timings.......................................................................................................
Control Register Settings for PWM Output Operation ......................................................................
Example of D/A Converter Configuration with PWM Output ............................................................
TV Tuner Application Circuit Example ...............................................................................................
Control Register Settings for PPG Output Operation .......................................................................
Control Register Settings for Pulse Width Measurement with..........................................................
Free-Running Counter and One Capture Register ...........................................................................
Configuration Diagram for Pulse Width Measurement by Free-Running Counter...........................
Timing of Pulse Width Measurement Operation by Free-Running Counter ....................................
and One Capture Register (with Both Edges Specified) ..................................................................
Control Register Settings for Two Pulse Width Measurements with Free-Running Counter..........
Timing of Pulse Width Measurement Operation with........................................................................
Free-Running Counter (with Both Edges Specified) .........................................................................
Control Register Settings for Pulse Width Measurement with..........................................................
Free-Running Counter and Two Capture Registers..........................................................................
Timing of Pulse Width Measurement Operation by Free-Running...................................................
Counter and Two Capture Registers (with Rising Edge Specified) .................................................
Control Register Settings for Pulse Width Measurement by Means of Restart...............................
Timing of Pulse Width Measurement Operation by ..........................................................................
Means of Restart (with Rising Edge Specified).................................................................................
Control Register Settings in External Event Counter Mode .............................................................
External Event Counter Configuration Diagram ................................................................................
External Event Counter Operation Timings (with Rising Edge Specified) .......................................
Control Register Settings in Square-Wave Output Mode .................................................................
Square-Wave Output Operation Timing.............................................................................................
Control Register Settings for One-Shot Pulse Output Operation Using Software Trigger..............
Timing of One-Shot Pulse Output Operation Using Software Trigger .............................................
Control Register Settings for One-Shot Pulse Output Operation Using External Trigger...............
Timing of One-Shot Pulse Output Operation Using ..........................................................................
External Trigger (With Rising Edge Specified)..................................................................................
16-Bit Timer Register Start Timing ....................................................................................................
Timings After Change of Compare Register During Timer Count Operation ..................................
100
101
104
106
107
108
109
110
111
112
113
113
115
116
116
117
118
118
119
119
119
120
121
121
122
122
123
123
124
124
124
125
126
126
127
128
129
130
131
132
132
133
133
6-18
6-19
6-20
6-21
6-22
6-23
6-24
6-25
6-26
6-27
6-28
6-29
6-30
6-31
6-32
6-33
6-34
6-35
6-36
LIST OF FIGURES (2/6)
Figure No.
Title
Page