– xii –
14-1
14-2
14-3
14-4
14-5
14-6
14-7
14-8
14-9
14-10
14-11
Serial Interface Channel 2 Block Diagram ........................................................................................
Baud Rate Generator Block Diagram ................................................................................................
Serial Operating Mode Register 2 Format.........................................................................................
Asynchronous Serial Interface Mode Register Format .....................................................................
Asynchronous Serial Interface Status Register Format ....................................................................
Baud Rate Generator Control Register Format.................................................................................
Asynchronous Serial Interface Transmit/Receive Data Format........................................................
Asynchronous Serial Interface Transmission Completion Interrupt Request Timing ......................
Asynchronous Serial Interface Reception Completion Interrupt Request Timing............................
Receive Error Timing ..........................................................................................................................
Status of Receive Buffer Register (RXB) at Reception Stopped......................................................
and Generation of Interrupt Request (INTSR) ..................................................................................
3-Wire Serial I/O Mode Timing...........................................................................................................
Transfer Bit Sequence Select Circuit.................................................................................................
Reception Completion Interrupt Generation Timing (when ISRM = 1) ............................................
Receive Buffer Register Read Disable Period ..................................................................................
257
258
260
261
263
264
277
279
280
281
282
282
288
289
291
292
14-12
14-13
14-14
14-15
15-1
15-2
15-3
15-4
15-5
LCD Controller/Driver Block Diagram ................................................................................................
LCD Clock Select Circuit Block Diagram...........................................................................................
LCD Display Mode Register Format ..................................................................................................
LCD Display Control Register Format ...............................................................................................
Relationship between LCD Display Data Memory Contents
and Segment/Common Outputs .........................................................................................................
Common Signal Waveform.................................................................................................................
Common Signal and Static Signal Voltages and Phases .................................................................
LCD Drive Power Supply Connection Examples (with On-Chip Dividing Resistor) ........................
LCD Drive Power Supply Connection Examples (with External Dividing Resistor) ........................
Example of LCD Drive Voltage Supply from Off-Chip ......................................................................
Static LCD Display Pattern and Electrode Connections ...................................................................
Static LCD Panel Connection Example .............................................................................................
Static LCD Drive Waveform Examples ..............................................................................................
2-Time-Division LCD Display Pattern and Electrode Connections...................................................
2-Time-Division LCD Panel Connection Example.............................................................................
2-Time-Division LCD Drive Waveform Examples (1/2 Bias Method) ..............................................
3-Time-Division LCD Display Pattern and Electrode Connections...................................................
3-Time-Division LCD Panel Connection Example.............................................................................
3-Time-Division LCD Drive Waveform Examples (1/2 Bias Method) ..............................................
3-Time-Division LCD Drive Waveform Examples (1/3 Bias Method) ...............................................
4-Time-Division LCD Display Pattern and Electrode Connections...................................................
4-Time-Division LCD Panel Connection Example.............................................................................
4-Time-Division LCD Drive Waveform Examples (1/3 Bias Method) ..............................................
296
297
298
300
302
305
306
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
15-6
15-7
15-8
15-9
15-10
15-11
15-12
15-13
15-14
15-15
15-16
15-17
15-18
15-19
15-20
15-21
15-22
15-23
LIST OF FIGURES (5/6)
Figure No.
Title
Page