- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3912 > 20-101-0358 (Rabbit Semiconductor)COMPUTER SINGLE-BOARD BL1820 PDF資料下載
參數(shù)資料
| 型號(hào)： | 20-101-0358 |
| 廠商： | Rabbit Semiconductor |
| 文件頁數(shù)： | 88/94頁 |
| 文件大小： | 0K |
| 描述： | COMPUTER SINGLE-BOARD BL1820 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Jackrabbit |
| 模塊/板類型： | 單板計(jì)算機(jī)模塊 |
| 適用于相關(guān)產(chǎn)品： | BL1820 |
| 產(chǎn)品目錄頁面： | 618 (CN2011-ZH PDF) |
| 其它名稱： | 316-1081 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當(dāng)前第88頁第89頁第90頁第91頁第92頁第93頁第94頁
User’s Manual
85
C.3 Chip Select Circuit
Figure C-7 shows a schematic of the chip select circuit.
Figure C-7. Chip Select Circuit
The current drain on the battery in a battery-backed circuit must be kept at a minimum.
When the Jackrabbit board is not powered, the battery keeps the SRAM memory contents
and the real-time clock (RTC) going. The SRAM has a powerdown mode that greatly
reduces power consumption. This powerdown mode is activated by raising the chip select
(CS) signal line. Normally the SRAM requires Vcc to operate. However, only 2 V is
required for data retention in powerdown mode. Thus, when power is removed from the
circuit, the battery voltage needs to be provided to both the SRAM power pin and to the
CS signal line. The CS control circuit accomplishes this task for the CS signal line.
In a powered-up condition, the CS control circuit must allow the processor’s chip select
signal /CS1 to control the SRAM’s CS signal /CSRAM. So, with power applied, /CSRAM
must be the same signal as /CS1, and with power removed, /CSRAM must be held high
(but only needs to be battery voltage high). Q20 and Q21 are MOSFET transistors with
opposing polarity. They are both turned on when power is applied to the circuit. They
allow the CS signal to pass from the processor to the SRAM so that the processor can peri-
odically access the SRAM. When power is removed from the circuit, the transistors will
turn off and isolate /CSRAM from the processor. The isolated /CSRAM line has a 100 k
pullup resistor to VRAM (R37). This pullup resistor keeps /CSRAM at the VRAM voltage
level (which under no power condition is the backup battery’s regulated voltage at a little
more than 2 V).
/CS1
/CSRAM
/RES
Q22
Q20
Q21
D20
C23
R40
R41
R42
R39
R37
VRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 20-101-0446 | MODULE RABBITCORE RCM2130 |
| AT25256-10PI-2.7 | IC EEPROM 256KBIT 3MHZ 8DIP |
| 345-030-524-801 | CARDEDGE 30POS DUAL .100 GREEN |
| 345-030-524-204 | CARDEDGE 30POS DUAL .100 GREEN |
| 345-030-524-202 | CARDEDGE 30POS DUAL .100 GREEN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 20-101-0383 | 功能描述:模塊化系統(tǒng) - SOM RCM2020 RabbitCore RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in |
| 20-101-0389 | 功能描述:子卡和OEM板 SR9200 16IN/8OUT RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| 20-101-0390 | 功能描述:子卡和OEM板 SR9210 8 in/ 16 out RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| 20-101-0391 | 功能描述:子卡和OEM板 SR9220 DIG I/O 8IN 8OUT RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| 20-101-0392 | 功能描述:子卡和OEM板 SR9300 A/D 0-10V RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。