- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371360 > 2032VE (Lattice Semiconductor Corporation) 3.3V In-System Programmable High Density SuperFAST⑩ PLD PDF資料下載
參數(shù)資料
| 型號(hào)： | 2032VE |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | 3.3V In-System Programmable High Density SuperFAST⑩ PLD |
| 中文描述： | 3.3在系統(tǒng)可編程高密度PLD的超快⑩ |
| 文件頁數(shù)： | 2/14頁 |
| 文件大小： | 179K |
| 代理商： | 2032VE |
Specifications
ispLSI 2032VE
2
Functional Block Diagram
Figure 1. ispLSI 2032VE Functional Block Diagram
The device also has 32 I/O cells, each of which is directly
connected to an I/O pin. Each I/O cell can be individually
programmed to be a combinatorial input, output or bi-
directional I/O pin with 3-state control. The signal levels
are TTL compatible voltages and the output drivers can
source 4 mA or sink 8 mA. Each output can be pro-
grammed independently for fast or slow output slew rate
to minimize overall output switching noise. Device pins
can be safely driven to 5 Volt signal levels to support
mixed-voltage systems.
Eight GLBs, 32 I/O cells, two dedicated inputs and two
ORPs are connected together to make a Megablock (see
Figure 1). The outputs of the eight GLBs are connected
to a set of 32 universal I/O cells by the ORP. Each ispLSI
2032VE device contains one Megablock.
The GRP has as its inputs the outputs from all of the GLBs
and all of the inputs from the bi-directional I/O cells. All of
these signals are made available to the inputs of the
GLBs. Delays through the GRP have been equalized to
minimize timing skew.
Clocks in the ispLSI 2032VE device are selected using
the dedicated clock pins. Three dedicated clock pins (Y0,
Y1, Y2) or an asynchronous clock can be selected on a
GLB basis. The asynchronous or Product Term clock
can be generated in any GLB for its own clock.
Programmable Open-Drain Outputs
In addition to the standard output configuration, the
outputs of the ispLSI 2032VE are individually program-
mable, either as a standard totem-pole output or an
open-drain output. The totem-pole output drives the
specified Voh and Vol levels, whereas the open-drain
output drives only the specified Vol. The Voh level on the
open-drain output depends on the external loading and
pull-up. This output configuration is controlled by a pro-
grammable fuse. The default configuration when the
device is in bulk erased state is totem-pole configuration.
The open-drain/totem-pole option is selectable through
the ispDesignEXPERT software tools.
Global Routing Pool
(GRP)
A0
A1
A3
I
O
A7
A6
A5
A4
I
O
A2
C
C
C
GOE 0
Note: *Y1 and RESET are multiplexed on the same pin
I/O 0
I/O 1
I/O 2
I/O 3
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
I/O 12
I/O 13
I/O 14
I/O 15
I/O 31
I/O 30
I/O 29
I/O 28
I/O 27
I/O 26
I/O 25
I/O 24
I/O 23
I/O 22
I/O 21
I/O 20
I/O 19
I/O 18
I/O 17
I/O 16
TDI/IN 0
TDO/IN 1
I/O 4
I/O 5
Y0
Y1*
TCK/Y2
BSCAN
TMS/NC
0139B/2032VE
Generic Logic
Blocks (GLBs)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2032VL | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| 203CMQ080 | SCHOTTKY RECTIFIER |
| 203CMQ100 | SCHOTTKY RECTIFIER |
| 203CNQ080R | SCHOTTKY RECTIFIER |
| 203CNQ100R | SCHOTTKY RECTIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 2032VL | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| 2032W-BOX | 制造商:Cooper Wiring Devices 功能描述: |
| 2032X | 功能描述:燈 S-8 INCND MARINE LP RoHS:否 制造商:Chicago Miniature 燈類型:Incandescent 燈座類型:Wire Terminal 燈大小:T-1 3/4 顏色: 電壓:14 V 工作電流: MSCP:0.3 MSCP 壽命:40000 hr 封裝:Bulk |
| 2032-X0023HX-23B | 制造商:ALLEN-BRADLEY 制造商全稱:Allen-Bradley 功能描述:ElectroGuard |
| 2032-X0023HX-24B | 制造商:ALLEN-BRADLEY 制造商全稱:Allen-Bradley 功能描述:ElectroGuard |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。