參數(shù)資料
型號： 25AA040A
廠商： Microchip Technology Inc.
英文描述： 4K SPI Bus Serial EEPROM
中文描述： 4K的SPI總線串行EEPROM
文件頁數(shù)： 6/28頁
文件大?。?/td> 447K
代理商： 25AA040A
25AA040A/25LC040A
DS21827D-page 6
2007 Microchip Technology Inc.
2.0
FUNCTIONAL DESCRIPTION
2.1
Principles of Operation
The 25XX040A is a 512-byte Serial EEPROM
designed to interface directly with the Serial Peripheral
Interface (SPI) port of many of today’s popular
microcontroller families, including Microchip’s PIC
microcontrollers. It may also interface with microcon-
trollers that do not have a built-in SPI port by using dis-
crete I/O lines programmed properly in firmware to
match the SPI protocol.
The 25XX040A contains an 8-bit instruction register.
The device is accessed via the SI pin, with data being
clocked in on the rising edge of SCK. The CS pin must
be low and the HOLD pin must be high for the entire
operation.
Table 2-1 contains a list of the possible instruction
bytes and format for device operation. All instructions,
addresses and data are transferred MSb first, LSb last.
Data (SI) is sampled on the first rising edge of SCK
after CS goes low. If the clock line is shared with other
peripheral devices on the SPI bus, the user can assert
the HOLD input and place the 25XX040A in ‘HOLD’
mode. After releasing the HOLD pin, operation will
resume from the point when the HOLD was asserted.
2.2
Read Sequence
The device is selected by pulling CS low. The 8-bit
READ
instruction is transmitted to the 25XX040A
followed by a 9-bit address. The MSb (A8) is sent to the
slave during the instruction sequence. See Figure 2-1
for more details.
After the correct
READ
instruction and address are sent,
the data stored in the memory at the selected address
is shifted out on the SO pin. Data stored in the memory
at the next address can be read sequentially by
continuing to provide clock pulses to the slave. The
internal Address Pointer is automatically incremented
to the next higher address after each byte of data is
shifted out. When the highest address is reached
(1FFh), the address counter rolls over to address 000h
allowing the read cycle to be continued indefinitely. The
read operation is terminated by raising the CS pin
(Figure 2-1).
2.3
Write Sequence
Prior to any attempt to write data to the 25XX040A, the
write enable latch must be set by issuing the
WREN
instruction (Figure 2-4). This is done by setting CS low
and then clocking out the proper instruction into the
25XX040A. After all eight bits of the instruction are
transmitted, CS must be driven high to set the write
enable latch.
If the write operation is initiated immediately after the
WREN
instruction without CS driven high, data will not
be written to the array since the write enable latch was
not properly set.
After setting the write enable latch, the user may
proceed by driving CS low, issuing a
WRITE
instruction,
followed by the remainder of the address, and then the
data to be written. Keep in mind that the Most
Significant address bit (A8) is included in the instruction
byte for the 25XX040A. Up to 16 bytes of data can be
sent to the device before a write cycle is necessary.
The only restriction is that all of the bytes must reside
in the same page. Additionally, a page address begins
with
XXXX 0000
and ends with
XXXX 1111
. If the
internal address counter reaches
XXXX 1111
and
clock signals continue to be applied to the chip, the
address counter will roll back to the first address of the
page and over-write any data that previously existed in
those locations.
For the data to be actually written to the array, the CS
must be brought high after the Least Significant bit (D0)
of the
n
th
data byte has been clocked in. If CS is driven
high at any other time, the write operation will not be
completed. Refer to Figure 2-2 and Figure 2-3 for more
detailed illustrations on the byte write sequence and
the page write sequence, respectively. While the write
is in progress, the STATUS register may be read to
check the status of the WPEN, WIP, WEL, BP1 and
BP0 bits (Figure 2-6). Attempting to read a memory
array location will not be possible during a write cycle.
Polling the WIP bit in the STATUS register is recom-
mended in order to determine if a write cycle is in
progress. When the write cycle is completed, the write
enable latch is reset.
Note:
Page write operations are limited to writing
bytes within a single physical page,
regardless
of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and, end at addresses that are
integer multiples of page size – 1. If a
Page Write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page as might be
expected. It is therefore necessary for the
application software to prevent page write
operations that would attempt to cross a
page boundary.
相關(guān)PDF資料
PDF描述
25AA080 8K/16K 1.8V SPI Bus Serial EEPROM
25AA160 8K/16K 1.8V SPI Bus Serial EEPROM
25AA1024 1 Mbit SPI Bus Serial EEPROM
25AA128 128K SPI Bus Serial EEPROM
25AA160A 16K SPI Bus Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
25AA040A/S16K 制造商:Microchip Technology Inc 功能描述:4K, 512 X 8, 1.8V SER EE, DIE - Gel-pak, waffle pack, wafer, diced wafer on film
25AA040A/W16K 制造商:Microchip Technology Inc 功能描述:4K, 512 X 8, 1.8V SER EE, WAFER - Gel-pak, waffle pack, wafer, diced wafer on film
25AA040A/WF16K 制造商:Microchip Technology Inc 功能描述:4K, 512 X 8, 1.8V SER EE, WAF - Gel-pak, waffle pack, wafer, diced wafer on film
25AA040A_09 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:4K SPI Bus Serial EEPROM
25AA040A_12 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:4K SPI Bus Serial EEPROM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*