參數(shù)資料
型號(hào): 28233-11
廠商: CONEXANT SYSTEMS
元件分類(lèi): 數(shù)字傳輸電路
英文描述: ATM Transmitter/Receiver with UTOPIA Interface
中文描述: TRANSCEIVER, PQFP160
封裝: PLASTIC, MQFP-160
文件頁(yè)數(shù): 60/161頁(yè)
文件大?。?/td> 1832K
代理商: 28233-11
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
(SMDS/802.6) is selectable by HEC Coverage [bit 1] of CONFIG_3 [0x02]. The
remaining 48 octets are payload and are taken from the FIFO interface. The
CN8223 calculates and overwrites the CRC field to complete the 53-octet cell.
A cell-ready indication controls the cell generation process from the external
ATM interface circuit to the cell generation block. When the ATM interface
indicates that it has the first cell of a message ready, the cell generation block
begins formatting a non-idle cell for transmission using the octet data and cell
delineation control inputs at the interface. The cell generation circuitry
automatically generates idle cells until the external FIFO indicates that another
cell is ready for transfer. The header and payload for idle cells are programmable
via control registers. When the next cell is ready, the host presents the data and
cell delineation control inputs.
2.0 Functional Description
CN8223
2.6 ATM Cell Processing
ATM Transmitter/Receiver with UTOPIA Interface
2-26
Conexant
100046C
2.6 ATM Cell Processing
The ATM cell processing block is located between the line framers and FIFO port
blocks of the CN8223 (see
Figure 1-3
). This functional block interfaces between
the octet data and cell data portions of the chip. The CN8223 supports cell
delineation via either PLCP or HEC alignment for DS1, E1, DS3, E3, E4, STS-1,
and STS-3c/STM-1 rates. At DS3 and E3 rates, all required stuffing functions are
supported.
2.6.1 Cell Generation for Transmit
Cell generation refers to the formatting of 53-octet ATM cells from 48- or
52-octet payload data from the FIFO interface for hand-off to the line framer
transmitter. The CN8223 provides modes that generate complete cells as well as
modes that pass entire 53- or 57-octet cells directly from the FIFO interface. Cell
modes and other per-port controls are in the four CELL_GEN_x registers
[0x04
0x07].
The generation process operates autonomously with a handshake protocol
through the FIFO interface. Cells are forwarded automatically to the line framer
for transmission.
When full ATM cell generation is performed, a 5-octet header is generated by
the CN8223. The VCI and other fields in the first 4 octets come from
microprocessor control registers. The HEC in octet 5 is calculated and inserted by
the CN8223. HEC coverage over 4-header octets (ATM) or 3-header octets
相關(guān)PDF資料
PDF描述
28C010TRPDB-12 150 x 32 pixel format, LED Backlight available
28C010TRT1DE-15 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1DE-20 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1FB-15 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1FB-20 1 Megabit (128K x 8-Bit) EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
282332-2 制造商:TE Connectivity 功能描述:
282-333 制造商:WAGO Innovative Connections 功能描述:END PLATE RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO Innovative Connections 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK; Series:282; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks; Color:Orange; Mounting Type:DIN Rail ;RoHS Compliant: Yes
2823337 功能描述:工業(yè)繼電器 ST-REL4-KG120/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值: 線(xiàn)圈電壓:9 VDC to 36 VDC 線(xiàn)圈電阻:38 Ohms 線(xiàn)圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點(diǎn)材料:Silver Palladium
282-334 制造商:WAGO Innovative Connections 功能描述:End Plate 2 mm Thick-Color Grey For Use With Rail Mounted Terminal Block 制造商:WAGO 功能描述:GREY END PLATE 制造商:WAGO Innovative Connections 功能描述:END PLATE, 2MM, GREY; Series:-; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks ;RoHS Compliant: Yes
282-334 制造商:WAGO Innovative Connections 功能描述:END PLATE 制造商:WAGO 功能描述:END PLATE