- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F320J5 (Intel Corp.) 5 Volt Intel StrataFlash Memory(5 V 32M位英特爾StrataFlash存儲器) PDF資料下載
參數(shù)資料
| 型號： | 28F320J5 |
| 廠商： | Intel Corp. |
| 英文描述： | 5 Volt Intel StrataFlash Memory(5 V 32M位英特爾StrataFlash存儲器) |
| 中文描述： | 5伏英特爾StrataFlash存儲器（5伏32兆位英特爾的StrataFlash存儲器） |
| 文件頁數(shù)： | 38/53頁 |
| 文件大?。?/td> | 272K |
| 代理商： | 28F320J5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
28F320J5/28F640J5
E
38
PRELIMINARY
Start
Write 60H,
Block/Device Address
Write 01H/F1H,
Block/Device Address
Read Status Register
SR.7 =
Full Status
Check if Desired
Set Lock-Bit Complete
FULL STATUS CHECK PROCEDURE
Bus
Operation
Write
Write
Standby
Repeat for subsequent lock-bit operations.
Full status check can be done after each lock-bit set operation or after
a sequence of lock-bit set operations
Write FFH after the last lock-bit set operation to place device in read
array mode.
Bus
Operation
Standby
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status
Register command, in cases where multiple lock-bits are set before full
status is checked.
If an error is detected, clear the status register before attempting retry
or other error recovery.
1
0
Standby
Command
Set Block/Master
Lock-Bit Setup
Set Block or Master
Lock-Bit Confirm
Comments
Data = 60H
Addr =Block Address (Block),
Device Address (Master)
Data = 01H (Block)
F1H (Master)
Addr = Block Address (Block),
Device Address (Master)
Check SR.7
1 = WSM Ready
0 = WSM Busy
Command
Comments
Check SR.3
1 = Programming Voltage Error
Detect
Check SR.1
1 = Device Protect RP# = V
(Set Master Lock-Bit Operation)
RP# = V
, Master Lock-Bit Is Set
(set Block Lock-Bit Operation)
Read Status Register
Data (See Above)
Voltage Range Error
Device Protect Error
SR.3 =
SR. 1 =
1
0
1
0
Command Sequence
Error
SR.4,5 =
1
0
Set Lock-Bit Error
SR.4 =
1
0
Read
Status Register Data
Standby
Check SR.4, 5
Both 1 = Command Sequence
Error
Standby
Check SR.4
1 = Set Lock-Bit Error
Set Lock-Bit
Successful
0606_11
Figure 11. Set Block Lock-Bit Flowchart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F640J5 | 5 V Intel StrataFlash Memory(5V 64M位英特爾StrataFlash閃速存儲器) |
| 28F400B3 | SMART 3 ADVANCED BOOT BLOCK WORD-WIDE |
| 28F400BL-TB | 4-MBlT (256K x 16, 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| 28F400BV-TB | 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 28F400BX-TB | 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F320J5_02 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:5 Volt Intel StrataFlash? Memory |
| 28F320S3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| 28F320S5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| 28F320W30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F400B3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK WORD-WIDE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。