
xviii
Figures
Figure 7-17.
Figure 7-18.
Figure 7-19.
Figure 7-20.
Figure 7-21.
Figure 8-1.
UDB Trace Window Showing Processed Trace Information
PI–Am29460 Preprocessor Trace Capture Scheme
PI–Am29460 Preprocessor Trace Capture Timing
Slave Data Supporting Am29460 Traceable Cache
RLE Output Queue From Reorder Buffer
29K Microcontrollers Running the LAPD Benchmark
With 16 MHz Memory Systems
29K Microcontrollers Running the LAPD Benchmark
With 20 MHz Memory Systems
29K Microcontrollers Running the LAPD Benchmark
With 25 MHz Memory Systems
29K Microcontrollers Running the LAPD Benchmark
With 33 MHz Memory Systems
Am2920x Microcontrollers Running the LAPD Benchmark with
8–bit and 16–bit Memory Systems Operating at 12 and 16 MHz
29K Microprocessors Running the LAPD Benchmark
with 16 MHz Memory systems
29K Microprocessors Running the LAPD Benchmark
with 20 MHz Memory Systems
29K Microprocessors Running the LAPD Benchmark
with 25 MHz Memory Systems
29K Microprocessors Running the LAPD Benchmark
with 33 MHz Memory Systems
Am29040 Microprocessors Running the LAPD Benchmark
with Various Register Stack Window Sizes
Am29200 Microcontroller Running the LAPD Benchmark
with Various Register Stack Window Sizes
Am29040 Microprocessors Running the Stanford Benchmark
with Various Register Stack Window Sizes
Reduction In Worst–Case Asynchronous Task Context Switch Times
with Various Register Stack Window Sizes
Figure A-1. HIF Register Preservation for Signals
Figure D-1.
29K Target Software Module configuration
Figure D-2.
Data Structure Shared by Operating System and DebugCore 2.0
Figure D-3.
DebugCore 2.0 Module
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure D-4.
OS Information Passed to dbg_control()
Figure D-5.
Return Structure from dbg_control()
Figure D-6.
DebugCore 2.0 Receive Messages
Figure D-7.
Message System 1.0 Module
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure D-8.
Configuration Module
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
396
409
410
412
412
. . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
424
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-2.
428
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-3.
430
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-4.
431
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-5.
432
. . . . . . . . . . .
Figure 8-6.
437
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-7.
439
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-8.
440
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-9.
442
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-10.
443
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-11.
444
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-12.
445
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 8-13.
447
497
527
529
532
533
533
537
537
539
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .