參數(shù)資料
型號： 5962-0050401QYC
廠商： E2V TECHNOLOGIES PLC
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QFP68
封裝： QFP-68
文件頁數(shù)： 57/57頁
文件大小： 1276K
代理商： 5962-0050401QYC
9
TS8388B
2144C–BDC–04/03
Notes:
1. Differential output buffers are internally loaded by 75
resistors. Buffer bias current = 11 mA.
3. Histogram testing based on sampling of a 10 MHz sinewave at 50 MSPS.
4. Output error amplitude < ± 4 lsb around correct code (including gain and offset error).
5. Maximum jitter value obtained for single-ended clock input on the JTS8388B die (chip on board): 200 fs. (500 fs expected on
TS8388BG)
6. Digital output back termination options depicted in Application Notes.
7. With a typical value of TD = 465 ps, at 1 GSPS, the timing safety margin for the data storing using the ECLinPS 10E452 out-
put registers from Motorola is of ± 315 ps, equally shared before and after the rising edge of the Data Ready signals (DR,
DRB).
8. The clock inputs may be indifferently entered in differential or single-ended, using ECL levels or 4 dBm typical power level
into the 50
termination resistor of the inphase clock input. (4 dBm into 50 clock input correspond to 10 dBm power level
for the clock generator.)
9. At 1 GSPS, 50/50 clock duty cycle, TC2 = 500 ps (TC1). TDR - TOD = -100 ps (typ) does not depend on the sampling rate.
10.
Specified loading conditions for digital outputs:
- 50
or 75 controlled impedance traces properly 50/75 terminated, or unterminated 75 controlled impedance traces.
- Controlled impedance traces far end loaded by 1 standard ECLinPS register from Motorola. (i.e.: 10E452) (Typical input
parasitic capacitance of 1.5 pF including package and ESD protections.)
11.
Termination load parasitic capacitance derating values:
- 50
or 75 controlled impedance traces properly 50/75 terminated: 60 ps/pF or 75 ps per additionnal ECLinPS load.
- Unterminated (source terminated) 75
controlled impedance lines: 100 ps/pF or 150 ps per additionnal ECLinPS termina-
tion load.
12. Apply proper 50/75
impedance traces propagation time derating values: 6 ps/mm (155 ps/inch) for TSEV8388B Evaluation
Board.
13. Values for TOD and TDR track each other over temperature, (1% variation for TOD-TDR per 100
°C temperature variation).
Therefore TOD-TDR variation over temperature is negligible. Moreover, the internal (on-chip) and package skews between
each Data TODs and TDR effect can be considered as negligible. Consequently, minimum values for TOD and TDR are
never more than 100 ps apart. The same is true for the TOD and TDR maximum values (see Advanced Application Notes
14. Min value guarantees performance. Max value guarantees functionality.
15. Min value guarantees functionality. Max value guarantees performance.
Data ready output delay
TDR
4
1110
1320
1620
ps
Data ready reset delay
TRDR
4
–
720
1000
ps
Data to data ready – Clock low pulse width
TOD-TDR
4
0
40
80
ps
Data to data ready output delay (50% duty cycle)
TD1
4
420
460
500
ps
Data pipeline delay
TPD
4
clock
cycles
Table 3. Electrical Specifications (Continued)
Parameter
Symbol
Test
Level
Value
Unit
Note
Min
Typ
Max
相關(guān)PDF資料
PDF描述
5962-0050401QYC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
5962-0050401QXC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QFP68
5962-0050401QXC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
5962-0051101NXD 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1401CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-0050601Q2A 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
5962-0050601QEA 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
5962-0050601QFA 制造商:Texas Instruments 功能描述:
5962005066345 制造商:Texas Instruments 功能描述:
5962005066346 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*