- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67319 > 5962-0050401QYC (ATMEL CORP) 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 PDF資料下載
參數(shù)資料
| 型號： | 5962-0050401QYC |
| 廠商： | ATMEL CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 封裝： | CERAMIC, QFP-68 |
| 文件頁數(shù)： | 27/57頁 |
| 文件大?。?/td> | 1276K |
| 代理商： | 5962-0050401QYC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
33
TS8388B
2144C–BDC–04/03
Three possible line driving and back-termination scenarios are proposed (assuming V
PLUSD =
0V):
1.
75
impedance transmission lines, 75 differentially terminated (Figure 34):
Each output voltage varies between -1V and -1.42V (respectively +1.4V and +1V), leading
to ±0.41V = 0.825V in differential, around -1.21V (respectively +1.21V) common mode for
V
PLUSD = 0V (respectively 2.4V).
2.
50
impedance transmission lines, 50 differentially termination (Figure 35):
Each output voltage varies between -1.02V and -1.35V (respectively +1.38V and +1.05V),
leading to ±0.33V = 660 mV in differential, around -1.18V (respectively +1.21V) common
mode for V
PLUSD = 0V (respectively 2.4V).
3.
75
impedance open transmission lines (Figure 36):
Each output voltage varies between -1.6V and -0.8V (respectively +0.8V and +1.6V),
which are true ECL levels, leading to ±0.8V = 1.6V in differential, around -1.2V (respec-
tively +1.2V) common mode for V
PLUSD = 0V (respectively 2.4V). Therefore, it is possible
to drive directly high input impedance storing registers, without terminating the 75
trans-
mission lines. In time domain, that means that the incident wave will reflect at the 75
transmission line output and travel back to the generator (i.e.: the 75
data output buffer).
As the buffer output impedance is 75
, no back reflection will occur.
Note: This is no longer true if a 50
transmission line is used, as the latter is not matching the
buffer 75
output impedance.
Each differential output termination length must be kept identical. It is recommended to decou-
ple the midpoint of the differential termination with a 10 nF capacitor to avoid common mode
perturbation in case of slight mismatch in the differential output line lengths.
Too large mismatches (keep < a few mm) in the differential line lengths will lead to switching
currents flowing into the decoupling capacitor leading to switching ground noise.
The differential output voltage levels (75
or 50 termination) are not ECL standard voltage
levels, however it is possible to drive standard logic ECL circuitry like the ECLinPS logic line
from Motorola.
At sampling rates exceeding 1 GSPS, it may be difficult to trigger any Acquisition System with
digital outputs. It becomes necessary to regenerate digital data and Data Ready by means of
external amplifiers, in order to be able to test the TS8388B at its optimum performance
conditions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-0050401QXC | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QFP68 |
| 5962-0050401QXC | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 5962-0051101NXD | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| THS1401CPFB | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| THS1403CPFB | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-0050601Q2A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS |
| 5962-0050601QEA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS |
| 5962-0050601QFA | 制造商:Texas Instruments 功能描述: |
| 5962005066345 | 制造商:Texas Instruments 功能描述: |
| 5962005066346 | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。