參數(shù)資料
型號(hào)： 5962-0050401QYC
廠商： ATMEL CORP
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝： CERAMIC, QFP-68
文件頁數(shù)： 47/57頁
文件大?。?/td> 1276K
代理商： 5962-0050401QYC
Rev.2.10
Oct 25, 2006
Page 51 of 326
REJ03B0152-0210
M306H7MG-XXXFP/MC-XXXFP/FGFP
6. INTERRUPTS
6.9
Interrupt Sequence
An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant
the interrupt routine is executed — is described here.
If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of
the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt
occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily
suspends the instruction being executed, and transfers control to the interrupt sequence.
The CPU behavior during the interrupt sequence is described below. Figure 6.4 shows time required for executing
the interrupt sequence.
(1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the
address 0000016. Then it clears the IR bit for the corresponding interrupt to “0” (interrupt not requested).
(2) The FLG register immediately before entering the interrupt sequence is saved to the CPU’s internal temporary
register(Note 1).
(3) The I, D and U flags in the FLG register become as follows:
The I flag is cleared to “0” (interrupts disabled).
The D flag is cleared to “0” (single-step interrupt disabled).
The U flag is cleared to “0” (ISP selected).
However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.
(4) The CPU’s internal temporary register (Note 1) is saved to the stack.
(5) The PC is saved to the stack.
(6) The interrupt priority level of the accepted interrupt is set in the IPL.
(7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.
After the interrupt sequence is completed, the processor resumes executing instructions from the start address of
the interrupt routine.
Note: This register cannot be used by user.
Figure 6.4
Time Required for Executing Interrupt Sequence
Indeterminate (Note 1)
1
2
34
56
78
9
10
11
12
13
14
15
16
17
18
Indeterminate (Note 1)
SP-2
contents
SP-4
contents
vec
contents
vec+2
contents
Interrupt
information
Address
000016
Indeterminate (Note 1)
SP-2
SP-4
vec
vec+2
PC
CPU clock
Address bus
Data bus
WR
RD
Note 1 : The indeterminate state depends on the instruction queue buffer. A read cycle occurs when
the instruction queue buffer is ready to accept instructions.
Note 2 : The WR signal timing shown here is for the case where the stack is located in the internal RAM.
(Note 2)
相關(guān)PDF資料
PDF描述
5962-0050401QXC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QFP68
5962-0050401QXC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
5962-0051101NXD 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1401CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1403CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-0050601Q2A 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
5962-0050601QEA 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
5962-0050601QFA 制造商:Texas Instruments 功能描述:
5962005066345 制造商:Texas Instruments 功能描述:
5962005066346 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*