參數(shù)資料
型號(hào)： 73M1822-KEYCHN
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 46/82頁(yè)
文件大?。?/td> 0K
描述： BOARD KEYCHAIN 73M1822 42-QFN
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1
主要目的： *
嵌入式： *
已用 IC / 零件： *
主要屬性： *
次要屬性： *
已供物品： 板，CD
73M1822/73M1922 Data Sheet
DS_1x22_017
50
Rev. 1.6
8.6
73M1x22 in Daisy Chain Configuration
An internal register controls the daisy chain mode.
FS pin of a slave device is an input from the FSD pin of
the preceding device. In this arrangement, the HC bit (Register 0x02[0]) is ignored and the Software control is
automatically enabled. Setting CTL (bit 0 of the SDIN data stream) to 1 does the control frame request. The
delayed
FS, FSD, is fed to the subsequent slave device as FS. FSD is delayed from FS and always 16 SCLK
periods wide. There are 256 SCLK pulses between frame syncs. A maximum of 7 slaves can be supported.
To aid the host in identifying the master data frame, the least significant bit of the 16-bit word (from SDOUT)
from the master can be forced to “1” and the least significant bit of the 16-bit word from the slave(s) to “0”
by controlling the MSID bits (Register 0x01[2]) of each device. In the cascade mode, the number of slaves
supported must be specified in the NSLAVE bits (Register 0x01[6:4]).
It is important to note that slave devices OSCIN comes from the SCLK pin of the Master device. If a device
is configured as a Slave (M/
S=0), the internal PLL is automatically programmed for the correct operation
regardless of the external PLL programming. Figure 23 and Figure 24 illustrate the daisy chain
configuration.
HOST
SCLK
FSD
FS
OSCIN
SDIN
SDOUT
SCLK
FSD
FS
OSCIN
SDIN
SDOUT
(Slave0)
(Master)
FS
SCLK
SDIN
SDOUT
MCLK
SCLK
FSD
FS
OSCIN
SDIN
SDOUT
(Slave1)
73M1902
73M1822/
73M1902
73M1822/
73M1902
TYPE
M/
S
"1"
MODE
"1"
TYPE
M/
S
"0"
MODE
"x"
TYPE
M/
S
"0"
MODE
"x"
Gray pins are optional depending on the package type.
Figure 23: Daisy Chaining a Master and Two Slaves
FS
128 cycles of sclk
SCLK
FSD(Master)
and
FS(Slave0)
Data Frame
Control Frame
128 cycles of sclk
16 cycles of
sclk
16 cycles of
sclk
If requested by setting the CTL(bit0 of SDIN stream (Master))
16 cycles of
sclk
FSD(Slave0)
and FS(Slave1)
16 cycles of
sclk
Figure 24: Timing Diagram with One Master and Two Slaves
相關(guān)PDF資料
PDF描述
78Q2133-DB EVAL BOARD 78Q2133
MAX14821EVKIT# EVAL KIT MAX14821
UVZ1C472MHD CAP ALUM 4700UF 16V 20% RADIAL
78Q2123-DB BOARD DEMO 78Q2123 78Q2133
78Q2120C09-DB BOARD DEMO 78Q2120C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73M1866B-IFX 功能描述:電信線路管理 IC MicroDAA w/PCM Highway RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1866B-IM/F 功能描述:電信線路管理 IC MicroDAA w/PCM Highway RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1866B-IMR/F 功能描述:電信線路管理 IC MicroDAA w/PCM Highway RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1866B-KEYCHN 功能描述:網(wǎng)絡(luò)開(kāi)發(fā)工具 73M1866B Keychain Brd RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
73M1902-IM/F 功能描述:電信線路管理 IC MicroDAA Chip Set Host Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*