- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16696 > 73S1215F-EB-LITE (Maxim Integrated Products)BOARD EVAL 73S1215F CBL/DOC/CD PDF資料下載
參數(shù)資料
| 型號： | 73S1215F-EB-LITE |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 107/136頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL 73S1215F CBL/DOC/CD |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當(dāng)前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
73S1215F Data Sheet
DS_1215F_003
1.7.13 Emulator Port
The emulator port, consisting of the pins E_RST, E_TCLK and E_RXTX, provides control of the MPU
through an external in-circuit emulator. The E_TBUS[3:0] pins, together with the E_ISYNC/BRKRQ, add
trace capability to the emulator. The emulator port is compatible with the ADM51 emulators
manufactured by Signum Systems.
The emulator port, consisting of the pins E_RST, E_TCLK and E_RXTX, provides control of the MPU
through an external in-circuit emulator. The E_TBUS[3:0] pins, together with the E_ISYNC/BRKRQ, add
trace capability to the emulator. The emulator port is compatible with the ADM51 emulators
manufactured by Signum Systems.
If code trace capability is needed on this interface, 20pF capacitors (to ground) need to be added to allow
the trace function capability to run properly. These capacitors should be attached to the TBUS0:3 and
ISBR signals.
If code trace capability is needed on this interface, 20pF capacitors (to ground) need to be added to allow
the trace function capability to run properly. These capacitors should be attached to the TBUS0:3 and
ISBR signals.
1.7.14 USB Interface
The 73S1215F provides a single interface, full speed -12Mbps - USB device port as per the Universal
Serial Bus Specification, Revision 2.0
(backward compatible with USB 1.1). USB circuitry gathers the
transceiver, the Serial Interface Engine (SIE), and the data buffers. An internal pull-up to VDD on D+
indicates that the device is a full speed device attached to the USB bus (allows full speed recognition by
the host without adding any external components). When using the USB interface, VDD must be between
3.0V – 3.6V in order to meet the USB VOH requirement. The interface is highly configurable under
firmware control. Control (Endpoint 0), Interrupt IN, Bulk IN and Bulk OUT transfers are supported. Four
endpoints are supported and are configured by firmware:
The 73S1215F provides a single interface, full speed -12Mbps - USB device port as per the Universal
Serial Bus Specification, Revision 2.0
(backward compatible with USB 1.1). USB circuitry gathers the
transceiver, the Serial Interface Engine (SIE), and the data buffers. An internal pull-up to VDD on D+
indicates that the device is a full speed device attached to the USB bus (allows full speed recognition by
the host without adding any external components). When using the USB interface, VDD must be between
3.0V – 3.6V in order to meet the USB VOH requirement. The interface is highly configurable under
firmware control. Control (Endpoint 0), Interrupt IN, Bulk IN and Bulk OUT transfers are supported. Four
endpoints are supported and are configured by firmware:
Endpoint 0, the default (Control) endpoint as required by the Universal Serial Bus Specification, is
used to exchange control and status information between the 73S1215F and the USB host.
Endpoint 0, the default (Control) endpoint as required by the Universal Serial Bus Specification, is
used to exchange control and status information between the 73S1215F and the USB host.
Bulk IN Endpoint #1
Bulk IN Endpoint #1
Bulk OUT Endpoint #1
Bulk OUT Endpoint #1
Interrupt IN Endpoint #2
Interrupt IN Endpoint #2
The USB block contains several FIFOs used for communication.
The USB block contains several FIFOs used for communication.
There is a 128 byte RAM FIFO for each BULK endpoint. Maximum Bulk packet size is 64 bytes.
There is a 128 byte RAM FIFO for each BULK endpoint. Maximum Bulk packet size is 64 bytes.
There is a 32 byte RAM FIFO for the interrupt endpoint. Maximum Interrupt packet size is 16 bytes.
There is a 32 byte RAM FIFO for the interrupt endpoint. Maximum Interrupt packet size is 16 bytes.
There is a 16 byte RAM FIFO for the control endpoint. Maximum Control packet size is 16 bytes.
There is a 16 byte RAM FIFO for the control endpoint. Maximum Control packet size is 16 bytes.
Figure 14 shows the simplified block diagram of the USB interface.
Transceivers
VDD
0
MISCtl1
D+
D-
USB Registers
16-Byte FIFO
Control Endpoint 0
128-Byte FIFO
Bulk IN Endpoint 1
128-Byte FIFO
Bulk OUT Endpoint 1
32-Byte FIFO
Interrupt IN Endpoint 2
48MHz
Clock
USB
Full Speed
12Mbps
Serial
Interface
Engine
1
MISCtl1
USBPEN
USBCon
72
Rev. 1.4
Figure 14: USB Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V375C48T75B2 | CONVERTER MOD DC/DC 48V 75W |
| RCC07DRAS-S734 | CONN EDGECARD 14POS .100 R/A PCB |
| ZRC400F01TC | IC VREF SHUNT PREC 4.096V SOT-23 |
| V72C12E150B2 | CONVERTER MOD DC/DC 12V 150W |
| H1AXS-2636G | IDC CABLE - HSC26S/AE26G/X |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73S1217F | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More |
| 73S1217F-68IM/F | 功能描述:8位微控制器 -MCU Bus Pwr’d 80515 SoC w/USB 7816/EMV PINpd RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| 73S1217F-68IM/F/P | 功能描述:IC SMART CARD READER PROG 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:73S12xx 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction AVR® UC3 Introduction 標(biāo)準(zhǔn)包裝:2,500 系列:AVR®32 UC3 B 核心處理器:AVR 芯體尺寸:32-位 速度:60MHz 連通性:I²C，IrDA，SPI，SSC，UART/USART，USB 外圍設(shè)備:欠壓檢測/復(fù)位，DMA，POR，PWM，WDT 輸入/輸出數(shù):28 程序存儲器容量:128KB（128K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.65 V ~ 1.95 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TQFP 包裝:帶卷 (TR) 配用:ATSTK600-TQFP48-ND - STK600 SOCKET/ADAPTER 48-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATEVK1101-ND - KIT DEV/EVAL FOR AVR32 AT32UC3B 其它名稱:AT32UC3B1128-AUR-NDAT32UC3B1128-AURTR |
| 73S1217F-68IMR/F | 功能描述:8位微控制器 -MCU Bus Pwr’d 80515 SoC w/USB 7816/EMV PINpd RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| 73S1217F-68IMR/F/P | 功能描述:IC SMART CARD READER PROG 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:73S12xx 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction AVR® UC3 Introduction 標(biāo)準(zhǔn)包裝:2,500 系列:AVR®32 UC3 B 核心處理器:AVR 芯體尺寸:32-位 速度:60MHz 連通性:I²C，IrDA，SPI，SSC，UART/USART，USB 外圍設(shè)備:欠壓檢測/復(fù)位，DMA，POR，PWM，WDT 輸入/輸出數(shù):28 程序存儲器容量:128KB（128K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.65 V ~ 1.95 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TQFP 包裝:帶卷 (TR) 配用:ATSTK600-TQFP48-ND - STK600 SOCKET/ADAPTER 48-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATEVK1101-ND - KIT DEV/EVAL FOR AVR32 AT32UC3B 其它名稱:AT32UC3B1128-AUR-NDAT32UC3B1128-AURTR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。