- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1887 > 73S1217F-68MR/F/PE (Maxim Integrated Products)IC SOC SMART CARD READER 68QFN PDF資料下載
參數(shù)資料
| 型號： | 73S1217F-68MR/F/PE |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 44/140頁 |
| 文件大小： | 0K |
| 描述： | IC SOC SMART CARD READER 68QFN |
| 標(biāo)準包裝： | 2,500 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
73S1217F Data Sheet
DS_1217F_002
138
Rev. 1.2
Revision History
Revision
Date
Description
1.0
5/15/2007
First publication.
1.1
11/7/2007
On page 2, changed bullet from “ISO-7816 UART 9600 to 115kbps for
protocols T=0, T=1” to “ISO-7816 UART for protocols T=0, T=1”.
In Table 1, removed NC, pin 44 row.
In Section 1.4, changed description to remove pre-boot and 32-cycle
references.
In Section 1.4, changed the second bullet “Page zero of flash memory, the
preferred location for the user’s preboot code, may not be page-erased by
either MPT or ICE. Page zero may only be erased with global flash erase.
Note that global flash erase erases XRAM whether the SECURE bit is set
or not.” to “Page zero of flash memory may not be page-erased by either
MPU or ICE. Page zero may only be erased with global flash erase. Note
that global flash erase erases XRAM whether the SECURE bit is set or
not.”
In Section 1.7.1, changed “Mcount is configured in the MCLKCtl register
must be bound between a value of 1 to 7. The possible crystal or external
clock are shown in Table 12.“ to “Mcount is configured in the MCLKCtl
register must be bound between a value of 1 to 7. The possible crystal or
external clock frequencies for getting MCLK = 96MHz are shown in Table
11.”
In Section 1.7.4, added “Depending on the state of the ON/OFF circuitry
and power applied to the VBUS input, the 73S1217F will go into either
standby mode or power “OFF” mode. If system power is provided by,
VBUS or the ON/OFF circuitry is in the “ON” state, the MPU core will
placed into standby mode.”
In the BRCON description, changed “If BSEL = 1, the baud rate is derived
using timer 1.” to “If BSEL = 0, the baud rate is derived using timer 1.”
In Section 1.7.15, removed the following from the emulator port
description: “The signals of the emulator port have weak pull-ups. Adding
resistor footprints for signals E_RST, E_TCLK and E_RXTX on the PCB is
recommended. If necessary, adding 10K
Ω pull-up resistors on E_TCLK
and E_RXTX and a 3K
Ω on E_RST will help the emulator operate
normally if a problem arises.”
In Section 1.7.17.1, added 230000 to the baud rate selections in bullet 7.
In the VccCtl description, added “The VDDFLT bit (if enabled) will provide
an emergency deactivation of the internal smart card slot. See the VDD
Fault Detect Function section for more detail.”
Changed last sentence of the DETTS bit description from “TS is decoded
prior to the FIFO and is stored in the receive FIFO,” to “TS is decoded
before being stored in the receive FIFO.”
In Ordering Information, removed the leaded part numbers.
1.2
12/16/2008
In Table 1, added more description to the VCC, VPC, VDD, SCL, SDA,
SEC, TEST and PRES pins.
In Section 1.3.2, changed “FLSH_ERASE” to “ERASE” and
“FLSH_PGADR” to “PGADDR”. Added “The PGADDR register denotes
the page address for page erase. The page size is 512 (200h) bytes and
there are 128 pages within the flash memory. The PGADDR denotes the
upper seven bits of the flash memory address such that bit 7:1 of the
PGADDR corresponds to bit 15:9 of the flash memory address. Bit 0 of
the PGADDR is not used and is ignored.” In the description of the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 73S8010C-ILR/F | IC SMART CARD INTERFACE 28-SOIC |
| 73S8010R-ILR/F | IC SMART CARD INTERFACE 28-SOIC |
| 73S8014R-IL/F | IC SMART CARD 7816 EMV 20-SOIC |
| 73S8014RN-ILR/F | IC SMART CARD 7816 EMV 20-SOIC |
| 73S8023C-IMR/F | IC SMART CARD INTERFACE 32-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73S1217F-EB | 功能描述:開發(fā)板和工具包 - 8051 73S1217F Eval Brd (Usb Cable, Doc. Cd) RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1217F-EB-Lite | 功能描述:開發(fā)板和工具包 - 8051 73S1217F EVB Lite w/Plug & Play/Usb RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1217F-IMR/F | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More |
| 73S13B | 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:-20 ~ +70 °C commercia l application -30 ~ +75 °C on request |
| 73S5040G01X0A | 制造商:NEX Computers 功能描述:INTEL 40GB SSD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。