![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_19.png)
Notes
79RC32438 User Reference Manual
xiii
November 4, 2002
List of Tables
Table 1.1
Table 1.2
Table 1.3
Table 2.1
Table 2.2
Table 2.3
Table 2.4
Table 2.5
Table 2.6
Table 2.7
Table 2.8
Pin Description................................................................................................................1-11
RC32438 Default Memory Map Following a Cold Reset................................................1-20
Internal Register Map .....................................................................................................1-21
4Kc Core Instruction Latencies.......................................................................................2-10
4Kc Core Instruction Repeat Rates................................................................................2-11
Pipeline Interlocks...........................................................................................................2-16
Instruction Interlocks.......................................................................................................2-18
Instruction Hazards.........................................................................................................2-19
User Mode Segments.....................................................................................................2-23
Kernel Mode Segments..................................................................................................2-25
Physical Address and Cache Attributes for dseg, dmseg, and drseg
Address Spaces..............................................................................................................2-26
CPU Access to drseg Address Range............................................................................2-27
CPU Access to dmseg Address Range..........................................................................2-27
TLB Tag Entry Fields ......................................................................................................2-29
TLB Data Entry Fields.....................................................................................................2-30
TLB Instructions..............................................................................................................2-35
Priority of Exceptions......................................................................................................2-36
Exception Vector Base Addresses..................................................................................2-37
Exception Vector Offsets ................................................................................................2-37
Exception Vectors...........................................................................................................2-37
Debug Exception Vector Addresses...............................................................................2-39
Register States an Interrupt Exception...........................................................................2-43
Register States on a Watch Exception...........................................................................2-44
CP0 Register States on an Address Exception Error.....................................................2-44
CP0 Register States on a TLB Refill Exception..............................................................2-45
CP0 Register States on a TLB Invalid Exception ...........................................................2-46
Register States on a TLB Modified Exception................................................................2-49
CP0 Registers.................................................................................................................2-55
CP0 Register Field Types...............................................................................................2-56
Index Register Field Descriptions...................................................................................2-57
Random Register Field Descriptions..............................................................................2-57
EntryLo0, EntryLo1 Register Field Descriptions.............................................................2-58
Cache Coherency Attributes...........................................................................................2-58
Context Register Field Descriptions ...............................................................................2-59
PageMask Register Field Descriptions...........................................................................2-59
Values for the Mask Field of the PageMask Register.....................................................2-60
Wired Register Field Descriptions ..................................................................................2-61
BadVAddr Register Field Descriptions............................................................................2-61
Count Register Field Descriptions..................................................................................2-61
EntryHi Register Field Descriptions................................................................................2-62
Compare Register Field Description...............................................................................2-62
Status Register Field Description ...................................................................................2-63
Cause Register Field Descriptions .................................................................................2-66
Cause Register ExcCode Field Descriptions..................................................................2-67
EPC Register Field Description......................................................................................2-68
PRId Register Field Descriptions....................................................................................2-68
Config Register Field Descriptions .................................................................................2-69
Cache Coherency Attributes...........................................................................................2-70
Table 2.9
Table 2.10
Table 2.11
Table 2.12
Table 2.13
Table 2.14
Table 2.15
Table 2.16
Table 2.17
Table 2.18
Table 2.19
Table 2.20
Table 2.21
Table 2.22
Table 2.23
Table 2.24
Table 2.25
Table 2.26
Table 2.27
Table 2.28
Table 2.29
Table 2.30
Table 2.31
Table 2.32
Table 2.33
Table 2.34
Table 2.35
Table 2.36
Table 2.37
Table 2.38
Table 2.39
Table 2.40
Table 2.41
Table 2.42
Table 2.43
Table 2.44
Table 2.45