參數(shù)資料
型號(hào): 82801E
廠商: INTEL CORP
元件分類: 外設(shè)及接口
英文描述: Intel 82801E Communications I/O Controller Hub (C-ICH)
中文描述: MULTIFUNCTION PERIPHERAL, PBGA421
封裝: BGA-421
文件頁數(shù): 46/84頁
文件大小: 1196K
代理商: 82801E
Intel
82801E C-ICH
46
Advance Information Datasheet
3.2.17
SIU LPC Interface
SIU0_RI#
SIU1_RI#
I
Ring Indicator for UART0 and UART1:
Active low, this pin indicates that a
telephone ringing signal has been received by the external agent.
NOTE:
These pins are Modem Status Input whose condition can be tested by
the processor by reading bit 6 (RI) of the Modem Status register (MSR).
Bit 6 is the complement of the RI# signal. Bit 2 (TERI) of the MSR
indicates whether the DCD# input has changed state since the previous
reading of the MSR. When the RI bit of the MSR changes state an
interrupt is generated if the Modem Status Interrupt is enabled.
SIU0_RTS#
SIU1_RTS#
O
Request to Send for UART0 and UART1:
When low these pins informs the
modem or data set that 82801E C-ICH UART0 and UART1 are ready to establish
a communication link. The RTS#x(x=0,1) output signals can be set to an active
low by programming the RTSx (x-0,1) (bit1) of the Modem control register to a
logic ‘1’. A Reset operation sets this signal to its inactive state (logic ‘1’). LOOP
mode operation holds this signal in its inactive state.
SIU0_RXD
SIU1_RXD
I
Serial Inputs for UART0 and UART1:
Serial data input from device pin to the
receive port.
SIU0_TXD
SIU1_TXD
O
Serial Output for UART0 and UART1:
Serial data output to the communication
peripheral/modem or data set. Upon reset, the TXD pins will be set to MARKING
condition (logic ‘1’ state).
Table 23. SIU Interface
Signal Name
Type
Description
SIU_LAD[3:0]
I/O
SIU LPC Multiplexed Command, Address, Data
: Internal pull-ups are provided.
SIU_LCLK
I
SIU LPC clock input to SIU
: 33 MHz LPC clock.
SIU_LDRQ#
O
SIU LPC Serial DMA/Master Request Output
: Used by SIU devices to indicate a
DMA request.
NOTE:
These signals have weak internal pull-up resistors to avoid external glue.
SIU_LFRAME#
I
SIU LPC Frame
: Indicates the start of an LPC cycle, or an abort.
SIU_RESET#
I
SIU RESET
: This signal should be tied to PCI RESET.
SIU_SERIRQ
I/O
SIU Serial IRQ input
: This pin receives the serial interrupt protocol from external
devices. Pull up if unused.
Table 22. Universal Asynchronous Receive And Transmit (UART 0, 1) (Sheet 2 of 2)
Signal Name
Type
Description
相關(guān)PDF資料
PDF描述
82802AB Firmware Hub (FWH)
82802AC Firmware Hub (FWH)
8281 LNB SUPPLY AND CONTROL-VOLTAGE REGULATORS
8282 OCTAL LATCH
8282 LNB SUPPLY AND CONTROL-VOLTAGE REGULATORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82801FB 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family
82801FBM 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family
82801FR 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family
82801GBICH7 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 7
82801GBMICH7-M 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 7