1998 Apr 09
11
Philips Semiconductors
Product specication
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
Pin description for SQFP208
SYMBOL
PIN
STATUS
DESCRIPTION
VSSD0
1
P
digital ground 0
D1_A0
2
I/O
bidirectional digital CCIR 656 D1 port A bit 0
D1_A1
3
I/O
bidirectional digital CCIR 656 D1 port A bit 1
D1_A2
4
I/O
bidirectional digital CCIR 656 D1 port A bit 2
D1_A3
5
I/O
bidirectional digital CCIR 656 D1 port A bit 3
VDDD1
6
P
digital supply voltage 1 (3.3 V)
n.c.
7
reserved pin; not connected internally
VSSD1
8
P
digital ground 1
D1_A4
9
I/O
bidirectional digital CCIR 656 D1 port A bit 4
D1_A5
10
I/O
bidirectional digital CCIR 656 D1 port A bit 5
D1_A6
11
I/O
bidirectional digital CCIR 656 D1 port A bit 6
D1_A7
12
I/O
bidirectional digital CCIR 656 D1 port A bit 7
VDDD2
13
P
digital supply voltage 2 (3.3 V)
n.c.
14
reserved pin; not connected internally
VSSD2
15
P
digital ground 2
VS_A
16
I/O
bidirectional vertical sync signal port A
HS_A
17
I/O
bidirectional horizontal sync signal port A
LLC_A
18
I/O
bidirectional line-locked system clock port A
PXQ_A
19
I/O
bidirectional pixel qualier signal to mark valid pixels port A; note 1
n.c.
20
reserved pin; do not connect
VDDD3
21
P
digital supply voltage 3 (3.3 V)
n.c.
22
reserved pin; not connected internally
VSSD3
23
P
digital ground 3
TRST
24
I
test reset input (JTAG pin must be set LOW for normal operation)
TMS
25
I
test mode select input (JTAG pin must be oating or set to HIGH during normal
operation)
TCLK
26
I
test clock input (JTAG pin should be set LOW during normal operation)
TDO
27
O
test data output (JTAG pin not active during normal operation)
TDI
28
I
test data input (JTAG pin must be oating or set to HIGH during normal operation)
VDDD4
29
P
digital supply voltage 4 (3.3 V)
n.c.
30
reserved pin; not connected internally
VSSD4
31
P
digital ground 4
INTA#
32
O
PCI interrupt line output (active LOW)
RST#
33
I
PCI global reset input (active LOW)
CLK
34
I
PCI clock input
GNT#
35
I
bus grant input signal input, PCI arbitration signal (active LOW)
REQ#
36
O
bus request output signal output, PCI arbitration signal (active LOW)
VDDD5
37
P
digital supply voltage 5 (3.3 V)
n.c.
38
reserved pin; not connected internally