參數(shù)資料
型號(hào): 935262451557
廠商: NXP SEMICONDUCTORS
元件分類: 顏色信號(hào)轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PQFP100
封裝: 14 X 14 X 1.40 MM, PLASTIC, SOT-407, LQFP-100
文件頁(yè)數(shù): 109/144頁(yè)
文件大?。?/td> 592K
代理商: 935262451557
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)當(dāng)前第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
2000 Mar 15
67
Philips Semiconductors
Preliminary specication
PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC
comb lter, VBI-data slicer and high performance scaler
SAA7114H
9.6
Host port for 16-bit extension of video data I/O (H-port)
The H-port pins HPD can be used for extension of the data I/O paths to 16-bit.
Functional priority has the I-port. If I8_16[93H[6]] is set to logic 1 the output drivers of the H-port are enabled dependent
on the I-port enable control. For I8_16 = 0, the HPD output is disabled.
Table 32 Signals dedicated to the host port
9.7
Basic input and output timing diagrams I-port and X-port
9.7.1
I-PORT OUTPUT TIMING
The following diagrams are sketching the output timing via the I-port. IGPH and IGPV are sketched as logic 1 active gate
signals. If reference pulses are programmed, these pulses are generated on the rising edge of the logic 1 active gates.
Valid data is accompanied by the output data qualifier on pin IDQ. In addition invalid cycles are marked with output code
00H.
The IDQ output pin may be defined to be a gated clock output signal (ICLK AND internal IDQ).
9.7.2
X-PORT INPUT TIMING
At the X-port the input timing requirements are the same as sketched for the I-port output. But different to this:
It is not necessary to mark invalid cycles with a 00H code
No constraints on the input qualifier (can be a random pattern)
XCLK may be a gated clock (XCLK AND external XDQ).
Remark: All timings illustrated in Figs 31 to 37 are given for an uninterrupted output stream (no handshake with the
external hardware).
SYMBOL
PIN
I/O
DESCRIPTION
BIT
HPD7 to HPD0
64 to 67
and
69 to 72
I/O 16-bit extension for digital I/O (chrominance
component)
IPE[1:0]87H[1:0], ITRI[8FH[6]] and
I8_16[93H[6]]
Fig.31 Output timing I-port for serial 8-bit data at start of a line (ICODE = 1).
handbook, full pagewidth
IPD[7:0]
IGPH
IDQ
ICLK
00
FF
00
SAV
00
CB
Y
CR
Y00
CB
Y
CR
Y00
MHB550
相關(guān)PDF資料
PDF描述
935262469557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263151557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263331557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263133112 26 W, 1 CHANNEL, AUDIO AMPLIFIER, PZIP17
935263384118 SPECIALTY ANALOG CIRCUIT, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP