- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄352476 > A42MX16-1TQ100 (Electronic Theatre Controls, Inc.) XFRMR PWR 10.0VCT 8.0A QC .187 PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX16-1TQ100 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | XFRMR PWR 10.0VCT 8.0A QC .187 |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁(yè)數(shù)： | 106/120頁(yè) |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-1TQ100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
86
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.13.5.5
Modulator Synchronous Serial Interface (SSI)
The Synchronous Serial Interface (SSI) allows synchronous data transfer between the ATA6289
and the peripheral devices and also the generation of Biphase code, Manchester code or PWM
code together with the serial data output into a continuous serial stream of data. The SSI consist
a 8-bit shift register (SR), a SSI I/O data register (T2MDR), a mode register (T2MRB), a status
register (T2IFR), an interrupt mask register (T2IMR), an input clock (CLK
T2), two serial data I/O
lines (SI and SO), a shift clock I/O line (SCLK) and three different interrupt request signals
(T2RXB, T2TXB, T2TXC). The Figure 3-34 shows the Synchronous Serial Interface (SSI).
The SSI includes following features:
Full-duplex, Three-wire Synchronous Data Transfer
Only Master Operation
MSB First Data Transfer
Generation of a Continuous Serial Stream of Data
End of Transmission Interrupt Flag
Figure 3-34. Synchronous Serial Interface (SSI)
The SSI contains a 8-bit shift register with two associated 8-bit buffers - the receive buffer
T2MDR (RXD) to capture incoming serial data and a transmit buffer T2MDR (TXD) to store the
data for the serial data output. Both buffers share the same I/O addresses labeled as Timer2
Modulator Data Register or T2MDR and can be directly accessed by software. The SSI automat-
ically controls the data transfer between transmit and receive buffer and the 8-Bit shift register.
In that way either single byte transfers or continuous bit streams can be supported.
The SSI is always master. The required clock for the data interchange is accessible on the
SCLK line from the Timer2/counter2 stage output clock (CLK
T2). SCLK is half the clock of CLKT2.
With this additional division by 2 we ensure a duty cycle of 50% for SCLK which is important for
the SSI data transfer (see Figure 3-36 on page 93). The data is always shifted from Master to
Slave on the Serial data Output line (SO), and from Slave to Master on the serial data Input line
(SI). Serial data is organized in 8-bit telegrams which are shifted with the most significant bit
(MSB) first.
T2IFR
T2IMR
MSB
T2RXB
T2TXB
SCLK
CLKT2
SI
SO
T2TXC
LSB
8-Bit Shift Register (SR)
SSI-Control
T2MRB
T2MDR(TXD)
T2MDR(RXD)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX24-1TQ100 | 40MX and 42MX FPGA Families |
| A42MX02-1TQ100A | 40MX and 42MX FPGA Families |
| A42MX04-1TQ100A | 40MX and 42MX FPGA Families |
| A42MX09-1TQ100A | Power Transformer; Series:VPS; Power Rating:43VA; Mounting Type:Chassis; Current Rating:3.4 Series/6.8 Prllel A; External Depth:2.000"; External Height:2.688"; External Width:3.125"; Leaded Process Compatible:No |
| A42MX16-1TQ100A | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-1TQ100A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1TQ100B | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1TQ100ES | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1TQ100I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1TQ100M | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。