ACS8947T JAM PLL
ADVANCED COMMS & SENSING
FINAL
DATASHEET
Revision 1.00/September 2007 Semtech Corp.
Page 6
www.semtech.com
18
CFG_IN0
I
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
19
CFG_IN1
I
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
20
CFG_IN2
I
LVTTL/
LVCMOSD
Schmitt
Trigger
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
21
CFG_IN3
I
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
22
CFG_IN4
I
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
23
CFG_IN5
I
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
24
CFG_IN6
I
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
25
CFG_IN7
I
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
27
CLK1N
I
LVPECL
Negative differential input reference clock partnered with pin 28. Accepts a wide range of
input frequencies from 580 kHz to 180 MHz. Accepts LVPECL, LVDS or CML inputs given
Selection between CLK1 and CLK2 is configurable between manual or automatic. See
28
CLK1P
I
LVPECL
Positive differential input reference clock partnered with pin 27. Accepts a wide range of
input frequencies from 580 kHz to 180 MHz. Accepts LVPECL, LVDS or CML inputs given
Selection between CLK1 and CLK2 is configurable between manual or automatic. See
30
CLK2N
I
LVPECL
Negative differential input reference clock partnered with pin 31. Accepts a wide range of
input frequencies from 580 kHz to 180 MHz. Accepts LVPECL, LVDS or CML inputs given
Selection between CLK1 and CLK2 is configurable between manual or automatic. See
31
CLK2P
I
LVPECL
Positive differential input reference clock partnered with pin 30. Accepts a wide range of
input frequencies from 580 kHz to 180 MHz. Accepts LVPECL, LVDS or CML inputs given
Selection between CLK1 and CLK2 is configurable between manual or automatic. See
32
SEL_CLK2
I
LVTTL/
LVCMOSD
Used in combination with AUTO_SEL (pin 33) to select the CLK1 input (low) or CLK2 input
(high) in manual control mode, or to select automatic switching mode as described in
33
AUTO_SEL
I
LVTTL/
LVCMOSD
Used in combination with SEL_CLK2 (pin 32) to select automatic switching mode as
Table 3 Functional Pins (cont...)
Pin No.
Symbol
I/O
Type
Description