- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10031 > AD1555BPZRL (Analog Devices Inc)IC ADC PGA 24BIT LN 28-PLCC PDF資料下載
參數(shù)資料
| 型號： | AD1555BPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC PGA 24BIT LN 28-PLCC |
| 標準包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 256k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 96mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -55°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 標準包裝 |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
| 其它名稱： | AD1555BPZRLDKR |
REV. B
AD1555/AD1556
–19–
DIGITAL FILTERING
The AD1556 is a digital finite impulse response (FIR) linear
phase low pass filter and serves as the decimation filter for the
AD1555. It takes the output bitstream of the AD1555, filters
and decimates it by a user-selectable choice of seven different
filters associated with seven decimation ratios, in power of 2
from 1/16 to 1/1024. With a nominal bit rate of 256 kbits/s at
the AD1556 input, the output word rate (the inverse of the
sampling rate) ranges from 16 kHz (1/16 ms) to 250 Hz (4 ms) in
powers of 2. The AD1556 filter achieves a maximum pass band
flatness of
±0.05 dB for each decimation ratio and an out-of-
band attenuation of –135 dB maximum for each decimation
ratio except 1/16 (OWR = 16 kHz) at which the out-of-band
attenuation is –86 dB maximum. Table II gives for each filter
the pass band frequency, the –3 dB frequency, the stop-band
frequency, and the group delay. The pass band frequency is 37.5%
of the output word rate, and the –3 dB frequency is approximately
41% of the output word rate. The noise generated by the AD1556,
even that due to the word truncation, has a negligible impact on
the dynamic range performance of the AD1555/AD1556 chipset.
Although dedicated to the AD1555, the AD1556 can also be
used as a very efficient and low power, low pass, digital filter of
a bitstream generated by other
-
modulators.
Architecture
The functional block diagram of the filter portion of the AD1556 is
given in Figure 10. The basic architecture is a two-stage filter.
The second stage has a decimation ratio of 4 for all filters except
at the output word rate of 250 Hz, where the decimation ratio is
8. Each filter is a linear phase equiripple FIR implemented by
summing symmetrical pairs of data samples and then convolut-
ing by multiplication and accumulation.
The input bitstream at 256 kHz enters the first filter and is
multiplied by the 26-bit wide coefficients tallied in Table IV.
Due to the symmetry of the filter, only half of the coefficients
are stored in the internal ROM and each is used twice per con-
volution. Because the multiplication uses a 1-bit input data, the
convolution for the first stage is implemented with a single accu-
mulator 29-bits wide to avoid any truncation in the accumulation
process. The output of the first-stage filter is decimated with the
ratios given in Table IV and then are stored in an internal RAM
which truncates the accumulator result to 24 bits.
The second-stage filter architecture is similar to the first stage.
The main difference is the use of a true multiplier. The multiplier,
the accumulator, and the output register, which are respectively
32-bits, 35-bits and 24-bits wide, introduce some truncation
that does not affect the overall dynamic performance of the
AD1555/AD1556 chipset.
Filter Coefficients
As indicated before, each stage for each filter uses a different
set of coefficients. These coefficients are provided with the
EVAL-AD1555/AD1556EB, the evaluation board for the
AD1555 and the AD1556.
Table IV. Filter Definition
Output Word Rate FO (Hz)
Decimation Ratio
Number of Coefficients
(Sampling Rate [ms])
First Stage
Second Stage
First Stage
Second Stage
16000 [1/16 ms]
4
32
118
8000 [1/8 ms]
8
4
64
184
4000 [1/4 ms]
16
4
128
184
2000 [1/2 ms]
32
4
256
184
1000 [1 ms]
64
4
512
184
500 [2 ms]
128
4
1024
184
250 [4 ms]
128
8
1024
364
FIRST-STAGE FILTER
INPUT DATA STORAGE
MODULATOR BITSTREAM
1-BIT WIDE AT 256kbits/s
FIRST-STAGE
FILTER 29-BIT
ACCUMULATOR
MULTIPLIER
35-BIT
ACCUMULATOR
RAM 1024
BY 1 BIT
FIRST-STAGE
FILTER
COEFFICIENTS
ROM 1008 BY 26 BITS
RAM 364 BY 24 BITS
ROM 333 BY 26 BITS
SECOND-STAGE
FILTER INPUT
DATA STORAGE
SECOND-STAGE
FILTER INPUT
COEFFICIENTS
SECOND-STAGE FILTER
124
24
32
26
24
Figure 10. AD1556 Filter Functional Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-26M-MX-F1 | CONVERTER MOD DC/DC 10V 75W |
| AD678AJ | IC ADC 12BIT 200KSPS 44-JLCC |
| IDT72V3611L15PF8 | IC FIFO SYNC 64X36 15NS 120-TQFP |
| MS27468T21A16P | CONN RCPT 16POS JAM NUT W/PINS |
| MS27468E21A16P | CONN RCPT 16POS JAM NUT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1556 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit ADC WITH LOW NOISE PGA |
| AD1556AS | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Parallel/Serial 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1556ASRL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Parallel/Serial 44-Pin MQFP T/R |
| AD1556ASZ | 功能描述:IC ADC PGA 24BIT LN 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD1556ASZRL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Parallel/Serial 44-Pin MQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。