- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10031 > AD1555BPZRL (Analog Devices Inc)IC ADC PGA 24BIT LN 28-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1555BPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC PGA 24BIT LN 28-PLCC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 256k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 96mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -55°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 其它名稱： | AD1555BPZRLDKR |
REV. B
AD1555/AD1556
–10–
AD1555 PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1
AGND1
Analog Ground
2
PGAOUT
Programmable Gain Amplifier Output. The output of the on-chip programmable gain amplifier is
available at this pin. Refer to Table III for PGA gain settings selection.
3, 26
+VA
Positive Analog Supply Voltage. +5 V nominal.
4, 20, 21
–VA
Negative Analog Supply Voltage. –5 V nominal.
5
AIN(+)
Mux Input. Noninverting signal to the PGA mux input. Refer to Table III for input selection.
6
AIN(–)
Mux Input. Inverting signal to the PGA mux input. Refer to Table III for input selection.
7
TIN(+)
Mux Input. Noninverting test signal to the PGA mux input. Refer to Table III for input selection.
8
TIN(–)
Mux Input. Inverting test signal to the PGA mux input. Refer to Table III for input selection.
9NCPin for Factory Use Only. This pin must be kept not connected for normal operation.
10–14
CB0–CB4
Modulator Control. These input pins control the mux selection, the PGA gain settings, and the
standby modes of the AD1555. When used with the AD1556, these pins are generally directly tied
to the CB0–CB4 output pins of the AD1556. CB0–CB2 are generally used to set the PGA gain or
cause it to enter in the PGA standby mode (refer to Table III). CB3 and CB4 select the mux input
voltage applied to the PGA as described in Table III.
15
MFLG
Modulator Error. Digital output that is pulsed high if an overrange condition occurs in the modulator.
16
DGND
Digital Ground
17
MDATA
Modulator Output. The bitstream generated by the modulator is output in a return-to-zero data
format. The data is valid for approximately one-half a MCLK cycle. Refer to Figure 3.
18
MCLK
Clock Input. The clock input signal, nominally 256 kHz, provides the necessary clock for the
Σ-
modulator. When this input is static, AD1555 is in the power-down mode.
19
VL
Positive Digital Supply Voltage. 5 V Nominal.
22
AGND3
Analog Ground. Used as the ground reference for the REFIN pin.
23
REFCAP1
DAC Reference Filter. The reference input is internally divided and available at this pin to provide
the reference for the
-
modulator. Connect an external 22
F (5 V min) tantalum capacitor from
REFCAP1 to AGND3 to filter the external reference noise.
24
REFCAP2
Reference Filter. The reference input is internally divided and available at this pin.
25
REFIN
Reference Input. This input accepts a 3 V level that is internally divided to provide the reference for
the
Σ- modulator.
27
AGND2
Analog Ground.
28
MODIN
Modulator Input. Analog input to the modulator. Normally, this input is directly tied to
PGAOUT output.
AD1556 PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1, 21, 27, 28,
NC
No Connect
33
2–6
PGA0–PGA4
PGA and MUX Control Inputs. Sets the logic level of CB0-CB4 output pins respectively and the
state of the corresponding bit in the configuration register upon RESET or when in hardware mode.
Refer to Table III.
7–9
BW0–BW2
Output Rate Control Inputs. Sets the digital filter decimation rate and the state of the correspond-
ing bit in the configuration register upon RESET or when in hardware mode. Refer to the Filter
Specifications and Table VI.
10
H/
S
Hardware/Software Mode Select. Determines how the device operation is controlled. In hardware
mode, H/
S is high, the state of hardware pins set the mode of operation. When H/S is low, a write
sequence to the Configuration Register or a previous write sequence sets the device operation.
11, 22, 44
VL
Positive Digital Supply Voltage. 3.3 V or 5 V nominal.
12, 23, 24, 34
DGND
Digital Ground
13
SCLK
Serial Data Clock. Synchronizes data transfer to either write data on the DIN input pin or read
data on the DOUT output pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-26M-MX-F1 | CONVERTER MOD DC/DC 10V 75W |
| AD678AJ | IC ADC 12BIT 200KSPS 44-JLCC |
| IDT72V3611L15PF8 | IC FIFO SYNC 64X36 15NS 120-TQFP |
| MS27468T21A16P | CONN RCPT 16POS JAM NUT W/PINS |
| MS27468E21A16P | CONN RCPT 16POS JAM NUT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1556 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit ADC WITH LOW NOISE PGA |
| AD1556AS | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Parallel/Serial 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1556ASRL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Parallel/Serial 44-Pin MQFP T/R |
| AD1556ASZ | 功能描述:IC ADC PGA 24BIT LN 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD1556ASZRL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Parallel/Serial 44-Pin MQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。