AD1852
Rev. A | Page 13 of 20
BCLK
LRCLK
SDATA
LEFT-JUSTIFIED
MODE
SDATA
I2C-JUSTIFIED
MODE
SDATA
RIGHT-JUSTIFIED
MODE
LSB
tDBH
tDBP
tDBL
tDLS
tDDS
tDDH
tDDS
tDDH
tDDS
tDDH
tDDS
tDDH
MSB
MSB – 1
MSB
8-BIT CLOCKS
(24-BIT DATA)
12-BIT CLOCKS
(20-BIT DATA)
16-BIT CLOCKS
(16-BIT DATA)
08
45
7-
02
6
Figure 26. Serial Data Port Timing
Table 13. Allowable MCLK Frequencies and Internal Delta Clock Rates
Chip Mode
Allowable Master Clock Frequencies
Nominal Input Sample Rate (kHz)
Internal Sigma-Delta Clock Rate
INT 8× Mode
256 × fS, 384 × fS, 512 × fS, 768 × fS, 1024 × fS
48
128 × fS
INT 4× Mode
128 × fS, 192 × fS, 256 × fS, 384 × fS, 512 × fS
96
64 × fS
INT 2× Mode
64 × fS, 96 × fS, 128 × fS, 192 × fS, 256 × fS
192
32 × fS
D15
D14
D0
tCHD
tCLH
tCLL
tCLSU
tCCL
tCCH
tCSU
CDATA
CCLK
CLATCH
0
84
57
-02
7
Figure 27. Serial Control Port Timing
MASTER CLOCK AUTODIVIDE FEATURE
The AD1852 has a circuit that autodetects the relationship between
the master clock and the incoming serial data and internally sets
the correct divide ratio to run the interpolator and modulator. The
allowable frequencies for each mode are shown in
Table 13.
Master clock should be synchronized with LRCLK; however,
phase relation between master clock and LRCLK is not critical.
SPI REGISTER DEFINITIONS
The SPI port allows flexible control of many chip parameters. It
is organized around three registers: a left-channel volume register, a
right-channel volume register, and a control register. Each write
operation to the AD1852 SPI control port requires 16 bits of
serial data in MSB-first format. The bottom two bits are used to
select one of three registers, and the top 14 bits are then written
to that register. This allows a write to one of the three registers
in a single 16-bit transaction.
The SPI CCLK signal is used to clock in the data. The incoming
data should change on the falling edge of this signal. At the end
of the 16 CCLK periods, the CLATCH signal should rise to
clock the data internally into the AD1852.
The serial control port timing is shown in
Figure 27, and the
SPI digital timing values are listed in
Table 14.
Table 14. SPI Digital Timing
Parameter
Description
Value
tCCH
CCLK high pulse width
40 ns
tCCL
CCLK low pulse width
40 ns
tCSU
CDATA setup time
10 ns
tCHD
CDATA hold time
10 ns
tCLL
CLATCH low pulse width
10 ns
tCLH
CLATCH high pulse width
10 ns
tCLSU
CLATCH setup time
4 × tMCLK