- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10677 > AD1871YRSZ (Analog Devices Inc)IC ADC STEREO AUDIO 24BIT 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD1871YRSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC STEREO AUDIO 24BIT 28SSOP |
| 產品培訓模塊： | Interfacing AV Converters to Blackfin Processors |
| 標準包裝： | 47 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 96k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 4 個單端，單極 |
| 產品目錄頁面： | 777 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD1871
–20–
REV. 0
The SPI compatible control port features four signals (CCLK,
CLATCH, CDATA, and COUT). The CLATCH signal is an
enable line that must be low to allow communication to or from
the control port. The CCLK is the serial clock that clocks in
serial data via the CDATA pin and clocks out serial data via the
COUT pin. Figures 20 and 21 show details of the control port
timing.
Table II. Register Address Map
Address
Control Register
0000
Control Register I
0001
Control Register II
0010
Control Register III
0011
Peak Reading Register I
0100
Peak Reading Register II
DOU T
LRCLK
DEVICE 1
DEVICE 2
DEVICE 3
DEVICE 4
BCLK
DOU T
LEFT CH AN N EL
BCLK
MSB
–1
MSB
–2
LSB
+1
LSB
123
2 3
24
RI GH T CH AN N EL
123
2 3
2 4
MSB
–1
MSB
–2
LSB
+1
LSB
Figure 18. Cascade Mode Data Interface Timing
CI N
CLAT CH
DEVICE 1
DEVICE 2
DEVICE 3
DEVICE 4
CCLK
CI N
CCLK
MSB
–1
LSB
+1
LSB
Figure 19. Cascade Mode Control Port Timing
CONTROL/STATUS REGISTERS
The AD1871’s Operating Mode is set by programming three,
10-bit Control Registers via an SPI compatible port. Table III
details the format of the AD1871 control words, which are 16
bits wide with a 4-bit address field in Positions 15 through 12,
a Read/
Write Bit in Position 11, a Reserved Bit in Position 10,
and 10 bits of register data (corresponding to the control regis-
ter width) in Positions 9 through 0. The three control words
occupy Addresses 0000b through 0010b in the register map (see
Table II).
The AD1871 also features two readback (status) registers that
can be enabled to track the peak reading on each of the chan-
nels (left and right). These 6-bit results are read back via the
SPI compatible port in a 16-bit frame similar to that of the
control words.
相關PDF資料 |
PDF描述 |
|---|---|
| 1676859-4 | CAP CER 0.82PF 200V 5% NP0 0805 |
| 1676859-3 | CAP CER 0.68PF 200V 5% NP0 0805 |
| 1676859-2 | CAP CER 0.56PF 200V 5% NP0 0805 |
| 1676859-1 | CAP CER 0.47PF 200V 5% NP0 0805 |
| 1676858-4 | CAP CER 0.82PF 100V 5% NP0 0805 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD1871YRSZ | 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 96KHZ, SSOP-28 |
| AD1871YRSZ-REEL | 功能描述:IC ADC STEREO 24BIT 96KHZ 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD1876 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 100 kSPS Sampling ADC |
| AD1876JN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1877 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply 16-Bit Stereo ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。