- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10677 > AD1871YRSZ (Analog Devices Inc)IC ADC STEREO AUDIO 24BIT 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD1871YRSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC STEREO AUDIO 24BIT 28SSOP |
| 產(chǎn)品培訓模塊： | Interfacing AV Converters to Blackfin Processors |
| 標準包裝： | 47 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 96k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 4 個單端，單極 |
| 產(chǎn)品目錄頁面： | 777 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
AD1871
–25–
INTERFACING
Analog Interfacing
The analog section of the AD1871 has been designed to offer
flexibility as well as high performance. Users may choose full
differential input directly to the ADC’s - modulator via Pins
CAPxP and CAPxN. Alternatively, when using the on-chip PGA
section, it is also possible to multiplex single-ended inputs on Pins
VINxP and VINxN or to use these pins for full differential input.
Whichever input topology is chosen (direct or via mux/PGA
section), the modulator input pins (CAPxP and CAPxN) require
capacitors to act as dynamic charge storage for the switched
capacitor input section. Component selection for these capacitors
is critical as the input audio signal appears on or across these
capacitors. A high quality dielectric is recommended for these
capacitors multilayer ceramic, NPO or metal film, PPS for
surface-mounted versions, and polypropylene for through-hole
versions. Indeed, as a general recommendation, high quality
dielectrics should be specified where capacitors are carrying the
input audio signal.
Modulator Direct Input
Figure 23 shows the connection of a single-ended source via an
external single-ended-to-differential converter to the modulator
input of the AD1871. The external amplifier/buffer should have
good slew rate characteristics to meet the dynamic characteristics
of the modulator input that is a switched-capacitor load.
The output of the external amplifier/buffer should be decoupled
from the input capacitors via a 250
W resistor (metal film).
In order to configure the AD1871 for differential input via the
CAPxP and CAPxN pins, the Mux/PGA section must be disabled
by setting the MEL and MER Bits in Control Register III to 1.
OP275
1nF
NPO
100pF
NPO
100pF
NPO
120pF
NPO
5.76k
750k
237
CAPLN
CAPLP
VREF
AD1871
10 F
FERRITE
100nF
237
100pF
NPO
5.76k
10 F
5.76k
OP275
Figure 23. Direct Connection to Modulator
PGA Input, Single-Ended
Figure 24 shows the connection of a single-ended source to the
PGA section of the AD1871. The PGA section is configured
for single-ended-to-differential conversion. The differential
outputs are connected internally to the CAPxx pins via 250
W
series resistors.
In order to configure the AD1871 for single-ended input, the
Control Registers must be configured as follows:
Left Channel
Control Register I = xx0xGGGxxx, where GGG = the Input Gain
(see Table V).
Control Register III = 00xx1x0Sxx, where S = the SE Channel
Selection.
Right Channel
Control Register I = xx0xxxxGGG, where GGG = the Input Gain
(see Table V).
Control Register III = 00xxx1xx0S, where S = the SE Channel
Selection.
1nF
NPO
100pF
NPO
100pF
NPO
CAPLN
CAPLP
AD1871
VREF
10 F
100nF
VINLP
VINLN
10 F
FERRITE
600Z
100pF
NPO
Figure 24. Single-Ended Input via PGA Section
PGA Input, Differential
Figure 25 shows the connection of a differential source to the PGA
section of the AD1871. The PGA section is configured as a
differential buffer. The buffered differential outputs are con-
nected internally to the CAPxx pins via a 250
W series resistors.
In order to configure the AD1871 for differential input via the
Mux/PGA, the Control Registers must be configured as follows:
Left Channel
Control Register I = xx0xGGGxxx, where GGG = the Input Gain
(see Table V).
Control Register III = 00xx0x0xxx.
Right Channel
Control Register I = xx0xxxxGGG, where GGG = the Input Gain
(see Table V).
Control Register III = 00xxx0xx0x.
1nF
NPO
100pF
NPO
100pF
CAPLN
CAPLP
AD1871
VREF
10 F
100nF
VINLP
VINLN
10 F
2
3
1
Figure 25. Differential Input via PGA Section
相關PDF資料 |
PDF描述 |
|---|---|
| 1676859-4 | CAP CER 0.82PF 200V 5% NP0 0805 |
| 1676859-3 | CAP CER 0.68PF 200V 5% NP0 0805 |
| 1676859-2 | CAP CER 0.56PF 200V 5% NP0 0805 |
| 1676859-1 | CAP CER 0.47PF 200V 5% NP0 0805 |
| 1676858-4 | CAP CER 0.82PF 100V 5% NP0 0805 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD1871YRSZ | 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 96KHZ, SSOP-28 |
| AD1871YRSZ-REEL | 功能描述:IC ADC STEREO 24BIT 96KHZ 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD1876 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 100 kSPS Sampling ADC |
| AD1876JN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1877 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply 16-Bit Stereo ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。