The typical distribution of the end-to-end resistance RAB
參數(shù)資料
型號: AD5263BRU50-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 10/28頁
文件大?。?/td> 0K
描述: IC DGTL POT QUAD 256POS 24-TSSOP
標準包裝: 1,000
接片: 256
電阻(歐姆): 50k
電路數(shù): 4
溫度系數(shù): 標準值 30 ppm/°C
存儲器類型: 易失
接口: I²C,SPI(芯片選擇,設備位址)
電源電壓: 2.7 V ~ 5.5 V,5 V ~ 15 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 24-TSSOP
包裝: 帶卷 (TR)
AD5263
Data Sheet
Rev. F | Page 18 of 28
The typical distribution of the end-to-end resistance RAB from
channel to channel matches within ±1%. Device-to-device
matching is process-lot dependent, and it is possible to have
±30% variation. Because the resistance element is processed in
thin film technology, the change in RAB with temperature has a
very low temperature coefficient of 30 ppm/°C.
PROGRAMMING THE POTENTIOMETER DIVIDER
VOLTAGE OUTPUT OPERATION
The digital potentiometer easily generates a voltage divider at
wiper-to-B and wiper-to-A proportional to the input voltage from
Terminal A and Terminal B. Unlike the polarity from VDD to VSS,
which must be positive, the voltage across A to B, W to A, and
W to B can be at either polarity, if VSS is powered by a negative
supply.
If the effect of the wiper resistance for approximation is ignored,
connecting the A terminal to 5 V and the B terminal to ground
produces an output voltage from the wiper to B, starting at 0 V
up to 1 LSB below 5 V. Each LSB step of voltage is equal to the
voltage applied across Terminal A to Terminal B divided by the
256 positions of the potentiometer divider. Because the AD5263
can be powered by dual supplies, the general equation defining
the output voltage VW with respect to ground for any valid input
voltages applied to Terminal A and Terminal B is
B
A
W
V
D
V
D
V
256
)
(
+
=
(3)
Operation of the digital potentiometer in the divider mode
results in a more accurate operation over temperature. Unlike
the rheostat mode, the output voltage is dependent mainly on
the ratio of the internal resistances RWA and RWB, and not their
absolute values; therefore, the temperature drift reduces to
5 ppm/°C.
PIN-SELECTABLE DIGITAL INTERFACE
The AD5263 provides the flexibility of a selectable interface.
When the digital interface select (DIS) pin is tied low, the SPI
mode is engaged. When the DIS pin is tied high to the VL
supply, the I2C mode is engaged.
SPI-COMPATIBLE 3-WIRE SERIAL BUS (DIS = 0)
The AD5263 contains a 3-wire SPI-compatible digital interface
(SDI, CS, and CLK). The 10-bit serial word must be loaded with
address bits A1 and A0, followed by the data byte, MSB first. The
format of the word is shown in the Serial Data-Word Format
section and bit map.
The positive-edge sensitive CLK input requires clean transitions
to avoid clocking incorrect data into the serial input register.
Standard logic families work well. If mechanical switches are
used for product evaluation, they should be debounced by a
flip-flop or other suitable means. When CS is low, the clock
loads data into the serial register on each positive clock edge
Table 7. AD5263 Address Decode Table
A1
A0
Latch Loaded
0
RDAC 1
0
1
RDAC 2
1
0
RDAC 3
1
RDAC 4
The data setup and data hold times in the specification table
determine the valid timing requirements. The AD5263 uses a
10-bit serial input data register word that is transferred to the
internal RDAC register when the CS line returns to logic high.
Note that only the last 10 bits that are clocked into the register
are latched into the decoder. As CS goes high, it activates the
address decoder and updates the corresponding channel
according to Table 7.
During shutdown (SHDN), the serial data output (SDO) pin is
forced to logic high in order to avoid power dissipation in the
external pull-up resistor. For an equivalent SDO output circuit
schematic, see Figure 46.
03142-
045
SERIAL
REGISTER
CS
SDI
CLK
SHDN
RES
RS
CK
SDO
D
Q
Figure 46. Detailed SDO Output Schematic of the AD5263
During reset (RES), the wiper is set to midscale. Note that
unlike SHDN, when the part is taken out of reset, the wiper
remains at midscale and does not revert to its pre-reset setting.
相關PDF資料
PDF描述
DS1100LZ-35 IC DELAY LINE 5TAP 35NS 8-SOIC
MS27505E23F35S CONN RCPT 100POS BOX MNT W/SCKT
AD5253BRU1-RL7 IC DGTL POT QUAD 1K 20-TSSOP
MS3106A36-7P CONN PLUG 47POS STRAIGHT W/PINS
MS27497T20B2PB CONN RCPT 65POS WALL MNT W/PINS
相關代理商/技術參數(shù)
參數(shù)描述
AD5263BRUZ20 功能描述:IC DGTL POT QUAD 20K 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP(3x3) 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
AD5263BRUZ20 制造商:Analog Devices 功能描述:DIG POT, QUAD, 256, 15V, 20KOHM, 24TSSOP; End To End Resistance:20kohm; Track Taper:Linear; Resistance Tolerance: 30%; Supply Voltage Min:4.5V; Supply Voltage Max:16.5V; Potentiometer IC Case Style:TSSOP; No. of Pins:24; No. of ;RoHS Compliant: Yes
AD5263BRUZ200 功能描述:IC POT QUAD 200K 256POS 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP(3x3) 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
AD5263BRUZ200-R7 制造商:Analog Devices 功能描述:QUAD, 15 V, 256-POSITION DIGITAL POTENTIOMETER WITH PIN-SELE - Tape and Reel
AD5263BRUZ20-REEL7 功能描述:IC DGTL POT QUAD 20K 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP(3x3) 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT