- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8553 > AD5371BBCZ-REEL (Analog Devices Inc)IC DAC 14BIT 40CH SER 100-CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD5371BBCZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 40CH SER 100-CSPBGA |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時間： | 20µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 40 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 100-CSBGA（10x10） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類型： | 40 電壓，單極；40 電壓，雙極 |
| 采樣率（每秒）： | * |
| 其它名稱： | AD5371BBCZ-REELDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD5371
Rev. B | Page 16 of 28
THEORY OF OPERATION
DAC ARCHITECTURE
The AD5371 contains 40 DAC channels and 40 output amplifiers
in a single package. The architecture of a single DAC channel
consists of a 14-bit resistor-string DAC followed by an output
buffer amplifier. The resistor-string section is simply a string of
resistors, of equal value, from VREFx to AGND. This type of
architecture guarantees DAC monotonicity. The 14-bit binary
digital code loaded to the DAC register determines at which
node on the string the voltage is tapped off before being fed into
the output amplifier. The output amplifier multiplies the DAC
output voltage by 4. The nominal output span is 12 V with a 3 V
reference and 20 V with a 5 V reference.
CHANNEL GROUPS
The 40 DAC channels of the AD5371 are arranged into five
groups of eight channels. The eight DACs of Group 0 derive
their reference voltage from VREF0. The eight DACs of Group 1
derive their reference voltage from VREF1. Group 2 to Group 4
derive their reference voltage from VREF2. Each group has its
own signal ground pin.
Table 8. Register Descriptions
Register
Name
Word
Length
(Bits)
Default
Value
Description
X1A
14
0x1555
Input Data Register A. One for each DAC channel.
X1B
14
0x1555
Input Data Register B. One for each DAC channel.
M
14
0x3FFF
Gain trim registers. One for each DAC channel.
C
14
0x2000
Offset trim registers. One for each DAC channel.
X2A
14
Not user
accessible
Output Data Register A. One for each DAC channel. These registers store the final, calibrated DAC
data after gain and offset trimming. They are not readable or directly writable.
X2B
14
Not user
accessible
Output Data Register B. One for each DAC channel. These registers store the final, calibrated DAC
data after gain and offset trimming. They are not readable or directly writable.
DAC
Not user
accessible
Data registers from which the DACs take their final input data. The DAC registers are updated from
the X2A or X2B register. They are not readable or directly writable.
OFS0
14
0x1555
Offset DAC 0 data register. Sets offset for Group 0.
OFS1
14
0x1555
Offset DAC 1 data register. Sets offset for Group 1.
OFS2
14
0x1555
Offset DAC 2 data register. Sets offset for Group 2 to Group 4.
Control
3
0x00
Bit 2 = A/B.
0 = global selection of X1A input data registers.
1 = global selection of X1B input data registers.
Bit 1 = enable thermal shutdown.
0 = disable thermal shutdown.
1 = enable thermal shutdown.
Bit 0 = software power-down.
0 = software power-up.
1 = software power-down.
A/B Select 0
8
0x00
Each bit in this register determines if a DAC in Group 0 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
A/B Select 1
8
0x00
Each bit in this register determines if a DAC in Group 1 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
A/B Select 2
8
0x00
Each bit in this register determines if a DAC in Group 2 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
A/B Select 3
8
0x00
Each bit in this register determines if a DAC in Group 3 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
A/B Select 4
8
0x00
Each bit in this register determines if a DAC in Group 4 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J4N-MW-S | CONVERTER MOD DC/DC 18.5V 100W |
| VI-B43-MU-S | CONVERTER MOD DC/DC 24V 200W |
| VE-J4M-MW-S | CONVERTER MOD DC/DC 10V 100W |
| VI-B42-MU-S | CONVERTER MOD DC/DC 15V 200W |
| VE-J4K-MW-S | CONVERTER MOD DC/DC 40V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5371BSTZ | 功能描述:IC DAC 14BIT 40CH SER 80-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5371BSTZ-REEL | 功能描述:IC DAC 14BIT 40CH SER 80-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5372 | 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel, 16/14, Serial Input, Voltage-Output DACs |
| AD5372BCPZ | 制造商:Analog Devices 功能描述:DAC 32CH-CH RES-STRING 16BIT 56LFCSP EP - Trays |
| AD5372BCPZ-REEL7 | 制造商:Analog Devices 功能描述:DAC 32CH-CH RES-STRING 16BIT 56LFCSP EP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。