參數(shù)資料
型號(hào)： AD5378ABC
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 16/29頁(yè)
文件大?。?/td> 0K
描述： IC DAC 14BIT 32CHAN 108CSPBGA
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1
設(shè)置時(shí)間： 20µs
位數(shù)： 14
數(shù)據(jù)接口： 串行，并聯(lián)
轉(zhuǎn)換器數(shù)目： 32
電壓電源： 模擬和數(shù)字，雙 ±
功率耗散（最大）： 850mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 108-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 108-CSPBGA（13x13）
包裝： 托盤
輸出數(shù)目和類型： 32 電壓，雙極
采樣率（每秒）： 50k
AD5378
Rev. A | Page 22 of 28
INTERFACES
The AD5378 contains parallel and serial interfaces. The active
interface is selected via the SER/PAR pin.
The AD5378 uses an internal FIFO memory to allow high
speed successive writes in both serial and parallel modes. The
user can continue writing new data to the AD5378 while write
instructions are being executed. The BUSY signal goes low
while instructions in the FIFO are being executed. Up to
120 successive instructions can be written to the FIFO at
maximum speed. When the FIFO is full, additional writes to the
AD5378 are ignored.
To minimize both the power consumption of the device and
on-chip digital noise, the active interface powers up fully only
when the device is being written to, that is, on the falling edge
of WR or on the falling edge of SYNC.
All digital interfaces are 2.5 V LVTTL-compatible when
operating from a 2.7 V to 3.6 V VCC supply.
PARALLEL INTERFACE
A pull-down on the SER/PAR pin makes the parallel interface
the default. If using the parallel interface, the SER/PAR pin can
be left unconnected. Figure 6 shows the timing diagram for a
parallel write to the AD5378. The parallel interface is controlled
by the following pins.
CS Pin
Active low device select pin.
WR Pin
On the rising edge of WR, with CS low, the address values at
Pins A7 to A0 are latched and data values at Pins DB13 to DB0
are loaded into the selected AD5378 input registers.
REG1, REG0 Pins
The REG1 and REG0 pins determine the destination register of
the data being written to the AD5378. See Table 12.
Table 12. Register Selection
REG1
REG0
Register Selected
1
Input Data Register (x1)
1
0
Offset Register (c)
0
1
Gain Register (m)
0
Special Function Register
DB13 to DB0 Pins
The AD5378 accepts a straight 14-bit parallel word on DB0 to
DB13, where DB13 is the MSB and DB0 is the LSB. See Table 13
A7 to A0 Pins
Each of the 32 DAC channels can be addressed individually. In
addition, several channel groupings enable the user to simulta-
neously write the same data to multiple DAC channels. Address
Bits A7 to A4 are decoded to select one group or multiple
groups of registers. Address Bits A3 to A0 select one of ten
input data registers (x1), offset registers (c), or gain registers
(m). See Table 18.
SERIAL INTERFACE
The SER/PAR pin must be tied high to enable the serial inter-
face and disable the parallel interface. The serial interface is
controlled by the following pins.
SYNC, DIN, SCLK
Standard 3-wire interface pins.
DCEN
Selects standalone mode or daisy-chain mode.
SDO
Data out pin for daisy-chain mode.
Figure 4 and Figure 5 show the timing diagrams for a serial
write to the AD5378 in standalone and daisy-chain modes,
respectively.
The 24-bit data-word format for the serial interface is shown in
MSB
REG0
DB13–DB0
LSB
A7–A0
REG1
REGISTER DATA BITS
GROUP/CHANNEL
SELECT BITS
REGISTER SELECT
BITS
05292-021
Figure 21. Serial Data Format
Standalone Mode
By connecting the DCEN (daisy-chain enable) pin low,
standalone mode is enabled. The serial interface works with
both a continuous and a burst serial clock. The first falling edge
of SYNC starts the write cycle and resets a counter that counts
the number of serial clocks to ensure that the correct number of
bits is shifted into the serial shift register. Additional edges on
SYNC are ignored until 24 bits are shifted in. Once 24 bits are
shifted in, the SCLK is ignored. For another serial transfer to
take place, the counter must be reset by the falling edge of SYNC.
相關(guān)PDF資料
PDF描述
AD5379ABC IC DAC 14BIT 40CH 108-CSPBGA
AD5380BSTZ-3 IC DAC 14BIT 40CHAN 3V 100LQFP
AD5381BSTZ-5 IC DAC 12BIT 40CH 5V 100-LQFP
AD5382BSTZ-3 IC DAC 14BIT 32CHAN 3V 100LQFP
AD5390BCPZ-5 IC DAC 14BIT 16CHAN 5V 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5378ABCZ 功能描述:IC DAC 14BIT 32CHAN 108CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5378ABCZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage Output DAC
AD5379 制造商:AD 制造商全稱:Analog Devices 功能描述:40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC
AD5379ABC 功能描述:IC DAC 14BIT 40CH 108-CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
AD5379ABCZ 功能描述:IC DAC 14BIT 40CHAN 108CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*