參數(shù)資料
型號(hào): AD5378ABC
廠商: Analog Devices Inc
文件頁(yè)數(shù): 17/29頁(yè)
文件大?。?/td> 0K
描述: IC DAC 14BIT 32CHAN 108CSPBGA
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 1
設(shè)置時(shí)間: 20µs
位數(shù): 14
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 32
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 850mW
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 108-BGA,CSPBGA
供應(yīng)商設(shè)備封裝: 108-CSPBGA(13x13)
包裝: 托盤(pán)
輸出數(shù)目和類(lèi)型: 32 電壓,雙極
采樣率(每秒): 50k
AD5378
Rev. A | Page 23 of 28
Daisy-Chain Mode
For systems that contain several DACs, the SDO pin can be
used to daisy-chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interface lines.
Connecting the DCEN (daisy-chain enable) pin high enables
daisy-chain mode. The first falling edge of SYNC starts the
write cycle. The SCLK is continuously applied to the input shift
register when SYNC is low. If more than 24 clock pulses are
applied, the data ripples out of the shift register and appears on
the SDO line. This data is clocked out on the rising edge of
SCLK and is valid on the falling edge. By connecting this line to
the DIN input on the next device in the chain, a multidevice
interface is constructed. For each AD5378 in the system,
24 clock pulses are required. Therefore, the total number of
clock cycles must equal 24N, where N is the total number of
AD5378 devices in the chain. If fewer than 24 clocks are
applied, the write sequence is ignored.
When the serial transfer to all devices is complete, SYNC
should be taken high. This latches the input data in each device
in the daisy chain and prevents any additional data from being
clocked into the input shift register.
A continuous SCLK source can be used if SYNC is held low for
the correct number of clock cycles. Alternatively, a burst clock
containing the exact number of clock cycles can be used and
SYNC taken high after the final clock to latch the data.
When the transfer to all input registers is complete, a common
LDAC signal updates all DAC registers, and all analog outputs
are updated simultaneously.
相關(guān)PDF資料
PDF描述
AD5379ABC IC DAC 14BIT 40CH 108-CSPBGA
AD5380BSTZ-3 IC DAC 14BIT 40CHAN 3V 100LQFP
AD5381BSTZ-5 IC DAC 12BIT 40CH 5V 100-LQFP
AD5382BSTZ-3 IC DAC 14BIT 32CHAN 3V 100LQFP
AD5390BCPZ-5 IC DAC 14BIT 16CHAN 5V 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5378ABCZ 功能描述:IC DAC 14BIT 32CHAN 108CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5378ABCZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage Output DAC
AD5379 制造商:AD 制造商全稱:Analog Devices 功能描述:40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC
AD5379ABC 功能描述:IC DAC 14BIT 40CH 108-CSPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*
AD5379ABCZ 功能描述:IC DAC 14BIT 40CHAN 108CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*