- 您現(xiàn)在的位置：買賣IC網 > PDF目錄8988 > AD5410AREZ (Analog Devices Inc)IC DAC 12BIT 1CH SER 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5410AREZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT 1CH SER 24TSSOP |
| 產品培訓模塊： | Data Converter Fundamentals DAC Architectures Weigh Scale Introduction |
| 設計資源： | Simplified 12-Bit, 4 mA-to-20 mA Output Solution Using AD5410 (CN0081) |
| 標準包裝： | 62 |
| 設置時間： | 40µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 950mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm）裸露焊盤 |
| 供應商設備封裝： | 24-TSSOP 裸露焊盤 |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電流，單極 |
| 采樣率（每秒）： | * |
| 產品目錄頁面： | 782 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD5410/AD5420
Rev. F | Page 23 of 32
HART COMMUNICATION
signal can be coupled. The HART signal appears on the current
output if the output is enabled. To achieve a 1 mA peak-to-peak
current, the signal amplitude at the CAP2 pin must be 48 mV
peak-to-peak. Assuming that the modem output amplitude is 500
mV peak-to-peak, its output must be attenuated by 500/48 = 10.42.
If this voltage is used, the current output should meet the HART
amplitude specifications. Figure 42 shows the recommended
circuit for attenuating and coupling in the HART signal.
HART MODEM
OUTPUT
C1
C2
CAP2
AVDD
07
02
7-
2
00
Figure 42. Coupling HART Signal
In determining the absolute values of the capacitors, ensure that
the FSK output from the modem is passed undistorted. Thus,
the bandwidth presented to the modem output signal must pass
1200 Hz and 2200 Hz frequencies. The recommended values
are C1 = 2.2 nF and C2 = 22 nF. Digitally controlling the slew
rate of the output is necessary to meet the analog rate of change
requirements for HART.
DIGITAL SLEW RATE CONTROL
user to control the rate at which the output current changes.
With the slew rate control feature disabled, the output current
changes at a rate of approximately 16 mA in 10 μs (see Figure 36).
This varies with load conditions. To reduce the slew rate, enable
the slew rate control feature. With the feature enabled via the
SREN bit of the control register (see Table 14), the output, instead
of slewing directly between two values, steps digitally at a rate
defined by two parameters accessible via the control register, as
shown in Table 14. The parameters are SR clock and SR step.
SR clock defines the rate at which the digital slew is updated,
SR step defines by how much the output value changes at each
update. Both parameters together define the rate of change of
the output current. Table 18 and Table 19 outline the range of
values for both the SR clock and SR step parameters. Figure 43
shows the output current changing for ramp times of 10 ms,
50 ms, and 100 ms.
Table 18. Slew Rate Update Clock Values
SR Clock
Update Clock Frequency (Hz)
0000
257,730
0001
198,410
0010
152,440
0011
131,580
0100
115,740
0101
69,440
0110
37,590
0111
25,770
1000
20,160
1001
16,030
1010
10,290
1011
8280
1100
6900
1101
5530
1110
4240
1111
3300
Table 19. Slew Rate Step Size Options
SR Step
AD5410 Step Size (LSB)
AD5420 Step Size (LSB)
000
1/16
1
001
1/8
2
010
1/4
4
011
1/2
8
100
1
16
101
2
32
110
4
64
111
8
128
0
5
10
15
20
25
–10
0
10
20
30
40
50
60
70
80
90
100 110
O
UT
P
UT
CURRE
NT
(
m
A
)
TIME (ms)
TA = 25°C
AVDD = 24V
RLOAD = 300
07
02
7-
1
39
10ms RAMP, SR CLOCK = 0x1, SR STEP = 0x5
50ms RAMP, SR CLOCK = 0xA, SR STEP = 0x7
100ms RAMP, SR CLOCK = 0x8, SR STEP = 0x5
Figure 43. Output Current Slewing Under Control of the Digital Slew Rate
Control Feature
相關PDF資料 |
PDF描述 |
|---|---|
| VI-BNN-MV-F1 | CONVERTER MOD DC/DC 18.5V 150W |
| VI-BNM-MV-F4 | CONVERTER MOD DC/DC 10V 150W |
| VI-J44-MZ-F4 | CONVERTER MOD DC/DC 48V 25W |
| VI-BNM-MV-F3 | CONVERTER MOD DC/DC 10V 150W |
| VI-J42-MZ-F1 | CONVERTER MOD DC/DC 15V 25W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5410AREZ-REEL7 | 功能描述:IC DAC 12BIT 1CH SER 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5412 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power HART Modem |
| AD5412_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Channel, 12-/16-Bit, Serial Input, Current Source and Voltage Output DACs |
| AD5412ACPZ | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 40-Pin LFCSP EP |
| AD5412ACPZ-REEL | 功能描述:IC DAC 12BIT SER 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。