- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8988 > AD5410AREZ (Analog Devices Inc)IC DAC 12BIT 1CH SER 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5410AREZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT 1CH SER 24TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures Weigh Scale Introduction |
| 設(shè)計資源： | Simplified 12-Bit, 4 mA-to-20 mA Output Solution Using AD5410 (CN0081) |
| 標準包裝： | 62 |
| 設(shè)置時間： | 40µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 950mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP 裸露焊盤 |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電流，單極 |
| 采樣率（每秒）： | * |
| 產(chǎn)品目錄頁面： | 782 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD5410/AD5420
Rev. F | Page 17 of 32
THEORY OF OPERATION
The AD5410/AD5420 are precision digital-to-current loop output
converters designed to meet the requirements of industrial
process control applications. They provide a high precision,
fully integrated, low cost single-chip solution for generating
current loop outputs. The current ranges available are 0 mA
to 20 mA, 0 mA to 24 mA, and 4 mA to 20 mA. The desired
output configuration is user selectable via the control register.
ARCHITECTURE
two matched DAC sections. A simplified circuit diagram is shown
in Figure 37. The four MSBs of the 12-bit or 16-bit data-word
are decoded to drive 15 switches, E1 to E15. Each of these switches
connects one of 15 matched resistors to either ground or the
reference buffer output. The remaining 8/12 bits of the data-
word drive Switch S0 to Switch S7 or Switch S0 to Switch S11 of an
8-/12-bit voltage mode R-2R ladder network.
2R
S0
VREFIN
2R
S1
2R
S7/S11
2R
E1
2R
E2
2R
E15
2R
VOUT
8-/12-BIT R-2R LADDER
FOUR MSBs DECODED INTO
15 EQUAL SEGMENTS
07027-
033
Figure 37. DAC Ladder Structure
The voltage output from the DAC core is converted to a current
(see Figure 38) that is then mirrored to the supply rail so that
the application simply sees a current source output with respect
to ground.
R2
RSET
T1
T2
A1
R3
IOUT
AVDD
12-/16-BIT
DAC
07027-
034
A2
Figure 38. Voltage-to-Current Conversion Circuitry
SERIAL INTERFACE
serial interface that operates at clock rates of up to 30 MHz. They
are compatible with SPI, QSPI, MICROWIRE, and DSP
standards.
Input Shift Register
The input shift register is 24 bits wide. Data is loaded into the
device MSB first as a 24-bit word under the control of a serial
clock input, SCLK. Data is clocked in on the rising edge of
SCLK. The input shift register consists of eight address bits and
16 data bits, as shown in Table 6. The 24-bit word is uncondition-
ally latched on the rising edge of LATCH. Data continues to be
clocked in irrespective of the state of LATCH. On the rising edge
of LATCH, the data that is present in the input shift register is
latched; that is, the last 24 bits to be clocked in before the rising
edge of LATCH is the data that is latched. The timing diagram
for this operation is shown in Figure 2.
Standalone Operation
The serial interface works with both a continuous and noncon-
tinuous SCLK. A continuous SCLK source can be used only if
LATCH is taken high after the correct number of data bits has
been clocked in. In gated clock mode, a burst clock containing
the exact number of clock cycles must be used, and LATCH
must be taken high after the final clock to latch the data. The
first rising edge of SCLK that clocks in the MSB of the data-
word marks the beginning of the write cycle. Exactly 24 rising
clock edges must be applied to SCLK before LATCH is brought
high. If LATCH is brought high before the 24th rising SCLK
edge, the data written is invalid. If more than 24 rising SCLK
edges are applied before LATCH is brought high, the input data
is also invalid.
Table 6. Input Shift Register Format
MSB
LSB
DB23 to DB16
DB15 to DB0
Address byte
Data-word
Table 7. Address Byte Functions
Address Byte
Function
00000000
No operation (NOP)
00000001
Data register
00000010
Readback register value as per read address
01010101
Control register
01010110
Reset register
Daisy-Chain Operation
For systems that contain several devices, the SDO pin can be used
to daisy-chain several devices together, as shown in Figure 39.
This daisy-chain mode can be useful in system diagnostics and
in reducing the number of serial interface lines. Daisy-chain
mode is enabled by setting the DCEN bit of the control register.
The first rising edge of SCLK that clocks in the MSB of the data-
word marks the beginning of the write cycle. SCLK is continuously
applied to the input shift register. If more than 24 clock pulses
are applied, the data ripples out of the input shift register and
appears on the SDO line. This data, having been clocked out on
the previous falling SCLK edge, is valid on the rising edge of
SCLK. By connecting the SDO of the first device to the SDIN
input of the next device in the chain, a multidevice interface is
constructed. Each device in the system requires 24 clock pulses.
Therefore, the total number of clock cycles must equal 24 × N,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BNN-MV-F1 | CONVERTER MOD DC/DC 18.5V 150W |
| VI-BNM-MV-F4 | CONVERTER MOD DC/DC 10V 150W |
| VI-J44-MZ-F4 | CONVERTER MOD DC/DC 48V 25W |
| VI-BNM-MV-F3 | CONVERTER MOD DC/DC 10V 150W |
| VI-J42-MZ-F1 | CONVERTER MOD DC/DC 15V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5410AREZ-REEL7 | 功能描述:IC DAC 12BIT 1CH SER 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5412 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power HART Modem |
| AD5412_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Channel, 12-/16-Bit, Serial Input, Current Source and Voltage Output DACs |
| AD5412ACPZ | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 40-Pin LFCSP EP |
| AD5412ACPZ-REEL | 功能描述:IC DAC 12BIT SER 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。