- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8553 > AD5532HSABCZ (Analog Devices Inc)IC DAC 14BIT 32CH HS 74-CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5532HSABCZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/12頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 32CH HS 74-CSPBGA |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 10µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 34 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 623mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 74-LBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 74-CSPBGA（12x12） |
| 包裝： | 托盤(pán) |
| 輸出數(shù)目和類型： | 32 電壓，單極 |
| 采樣率（每秒）： | 1.1M |
| 配用： | EVAL-AD5532HSEBZ-ND - BOARD EVAL FOR AD5532HS EVAL-AD5532EBZ-ND - BOARD EVAL FOR AD5532 |
REV. 0
–3–
AD5532HS
(VDD = +4.75 V to +12 V, VSS = –4.75 V to –12 V; AVCC = 4.75 V to 5.25 V; DVCC = 2.7 V to 5.25 V; AGND =
DGND = DAC_GND = 0 V; REF_IN = 2.5 V; All outputs unloaded. All specifications TMIN to TMAX unless otherwise noted.)
Parameter
1, 2
A Version
3
Unit
Conditions/Comments
Output Voltage Settling Time
4
10
s max
100 pF, 5 k
Load; Full-Scale Change
Slew Rate
0.85
V/
s typ
Digital-to-Analog Glitch Impulse
1
nV-s typ
1 LSB Change around Major Carry
Digital Crosstalk
5
nV-s typ
Analog Crosstalk
1
nV-s typ
Digital Feedthrough
0.2
nV-s typ
Output Noise Spectral Density @ 1 kHz
170
nV/
√Hz typ
NOTES
1See Terminology
2Guaranteed by design and characterization, not production tested
3B Version: Industrial temperature range –40
°C to +85°C.
4Timed from the end of a write sequence.
Specifications subject to change without notice.
TIMING CHARACTERISTICS
Limit at TMIN, TMAX
Parameter
1, 2, 3
(A Version)
Unit
Conditions/Comments
fUPDATE
1.1
MHz max
Channel Update Rate
fCLKIN
30
MHz max
SCLK Frequency
t1
13
ns min
SCLK High Pulsewidth
t2
13
ns min
SCLK Low Pulsewidth
t3
15
ns min
SYNC Falling Edge to SCLK Falling Edge Setup Time
t4
50
ns min
SYNC Low Time
t5
10
ns min
SYNC High Time
t6
10
ns min
DIN Setup Time
t7
5
ns min
DIN Hold Time
t8
280
ns min
19th SCLK Falling Edge to SYNC Falling Edge for Next Write
t9
20
ns min
RESET Pulsewidth
NOTES
1See Timing Diagrams in Figure 1.
2Guaranteed by design and characterization, not production tested.
3All input signals are specified with t
R = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of (VIL + VIH)/2.
Specifications subject to change without notice.
AC CHARACTERISTICS
(VDD = +4.75 V to +12 V, VSS = –4.75 V to –12 V; AVCC = 4.75 V to 5.25 V; DVCC = 2.7 V to 5.25 V;
AGND = DGND = DAC_GND = 0 V; All specifications TMIN to TMAX unless otherwise noted.)
1
23
45
t1
t2
t3
t4
LSB
t6
t7
16
17
18
19
MSB
SCLK
SYNC
DIN
t8
1
t9
RESET
t5
Figure 1. Serial Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5532ABCZ-5 | IC DAC 14BIT 32CH BIPO 74-CSPBGA |
| VI-B4L-MU-S | CONVERTER MOD DC/DC 28V 200W |
| VE-JT1-MW-S | CONVERTER MOD DC/DC 12V 100W |
| AD5532ABCZ-2 | IC DAC 14BIT 32CH BIPO 74-CSPBGA |
| VE-J53-MW-S | CONVERTER MOD DC/DC 24V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5533 | 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel Infinite Sample-and-Hold |
| AD5533ABC-1 | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA |
| AD5533ABC-1REEL | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA T/R |
| AD5533ABCZ-1 | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA |
| AD5533B | 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel Precision Infinite Sample-and-Hold |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。