AD5680
Data Sheet
Rev. B | Page 6 of 20
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
VDD 1
VREF
2
VFB 3
VOUT 4
GND
8
DIN
7
SCLK
6
SYNC
5
AD5680
TOP VIEW
(Not to Scale)
0585
4-
003
Figure 3. 8-Lead SOT-23 Pin Configuration
1
VDD
2
VREF
3
VFB
4
VOUT
8GND
7DIN
6SCLK
5 SYNC
0
585
4-
10
4
AD5680
TOP VIEW
(Not to Scale)
Figure 4. 8-Lead LFCSP Pin Configuration
Table 4. 8-Lead SOT-23 and 8-Lead LFSCP Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VDD
Power Supply Input. The part can be operated from 4.5 V to 5.5 V. VDD should be decoupled to GND.
2
VREF
Reference Voltage Input.
3
VFB
Feedback Connection for the Output Amplifier. VFB should be connected to VOUT for normal operation.
4
VOUT
Analog Output Voltage from DAC. The output amplifier has rail-to-rail operation.
5
SYNC
Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC
goes low, it enables the input shift register and data is transferred in on the falling edges of the following clocks.
The DAC is updated following the 24th clock cycle unless SYNC is taken high before this edge, in which case the
rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC. SYNC
6
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can
be transferred at rates up to 30 MHz.
7
DIN
Serial Data Input. This device has a 24-bit shift register. Data is clocked into the register on the falling edge of the
serial clock input.
8
GND
Ground. Ground reference point for all circuitry on the part.