- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8991 > AD5680BRJZ-1500RL7 (Analog Devices Inc)IC DAC 18BIT 5V SOT23-8 PDF資料下載
參數(shù)資料
| 型號： | AD5680BRJZ-1500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 18BIT 5V SOT23-8 |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | nanoDAC™ |
| 設(shè)置時間： | 80µs |
| 位數(shù)： | 18 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-8 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類型： | 1 電壓，單極 |
| 配用： | EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 |
| 其它名稱： | AD5680BRJZ-1500RL7DKR |
Data Sheet
AD5680
Rev. B | Page 11 of 20
THEORY OF OPERATION
DAC SECTION
The AD5680 DAC is fabricated on a CMOS process. The
architecture consists of a string DAC followed by an output
buffer amplifier. Figure 23 shows a block diagram of the DAC
architecture.
VDD
R
VOUT
GND
RESISTOR
STRING
REF (+)
REF (–)
OUTPUT
AMPLIFIER
05
85
4-
0
3
0
VFB
DAC REGISTER
Figure 23. DAC Architecture
Because the input coding to the DAC is straight binary, the ideal
output voltage is given by
262,144
D
V
REF
OUT
where D is the decimal equivalent of the binary code that is
loaded to the DAC register. It can range from 0 to 262,143.
RESISTOR STRING
The resistor string section is shown in Figure 24. It is simply a
string of resistors, each of value R. The code loaded to the DAC
register determines at which node on the string the voltage is
tapped off to be fed into the output amplifier. The voltage is
tapped off by closing one of the switches connecting the string
to the amplifier. Because it is a string of resistors, it is guaranteed
monotonic.
R
TO OUTPUT
AMPLIFIER
05
85
4-
03
1
Figure 24. Resistor String
OUTPUT AMPLIFIER
The output buffer amplifier can generate rail-to-rail voltages on
its output, which gives an output range of 0 V to VDD. This output
buffer amplifier has a gain of 2 derived from a 50 kΩ resistor
divider network in the feedback path. The output amplifier’s
inverting input is available to the user, allowing for remote
sensing. This VFB pin must be connected to VOUT for normal
operation. It can drive a load of 2 kΩ in parallel with 1000 pF to
GND. The source and sink capabilities of the output amplifier can
be seen in Figure 10. The slew rate is 1.5 V/μs with a to
full-scale settling time of 10 μs.
INTERPOLATOR ARCHITECTURE
The AD5680 contains a 16-bit DAC with an internal clock
generator and interpolator. The voltage levels generated by the
16-bit, 1 LSB step can be subdivided using the interpolator to
increase the resolution to 18 bits.
The 18-bit input code can be divided into two segments:
16-bit DAC code (DB19 to DB4) and 2-bit interpolator code
(DB3 and DB2). The input to the DAC is switched between a
16-bit code (for example, Code 1023) and a 16-bit code + 1 LSB
(for example, Code 1024). The 2-bit interpolator code deter-
mines the duty cycle of the switching and hence the 18-bit
code level. See Table 5 for an example.
Table 5.
18-Bit Code
16-Bit
DAC Code
2-Bit
Interpolator Code
Duty
Cycle
DB19 to DB2
DB19 to DB4
DB3
DB2
4092
1023
0
4093
1023
0
1
25%
4094
1023
1
0
50%
4095
1023
1
75%
4096
1024
0
The DAC output voltage is given by the average value of
the waveform switching between 16-bit code (C) and 16-bit
code + 1 (C + 1). The output voltage is a function of the duty
cycle of the switching.
05854-
032
C
2
16
18
+1
C
PLANT
DAC
VOUT
FILTER
18-BIT INPUT CODE
MUX
C + 1
CLK
INTERPOLATOR
75% DUTY CYCLE
50% DUTY CYCLE
25% DUTY CYCLE
C + 1
Figure 25. Interpolation Architecture
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1257CN8#PBF | IC D/A CONV 12BIT VOLT OUT 8-DIP |
| MS27468E25A2PB | CONN RCPT 100POS JAM NUT W/PINS |
| ICS87972DYI-147LFT | IC CLK MULT/ZD BUFFER 52-LQFP |
| AD5664BCPZ-REEL7 | IC DAC NANO 16BIT QUAD 10-LFCSP |
| D38999/26MC4SE | CONN PLUG 4POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5680BRJZ-1REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V 18-Bit nanoDAC in a SOT-23 |
| AD5680BRJZ-2500RL7 | 功能描述:IC DAC 18BIT 5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5680BRJZ-2REEL7 | 功能描述:IC DAC 18BIT 5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5681RBCPZ-1RL | 功能描述:12 Bit Digital to Analog Converter 1 8-LFCSP-UD (2x2) 制造商:analog devices inc. 系列:nanoDAC+? 包裝:帶卷（TR） 零件狀態(tài):過期 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:SPI 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:1.8 V ~ 5.5 V INL/DNL（LSB）:±1（最大），±1（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:8-UFDFN 裸露焊盤，CSP 供應(yīng)商器件封裝:8-LFCSP-UD（2x2） 標(biāo)準(zhǔn)包裝:10,000 |
| AD5681RBCPZ-1RL7 | 功能描述:IC DAC 12BIT SPI 8LFCSP 制造商:analog devices inc. 系列:nanoDAC+? 包裝:剪切帶（CT） 零件狀態(tài):在售 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:SPI 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:1.8 V ~ 5.5 V INL/DNL（LSB）:±1（最大），±1（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:8-UFDFN 裸露焊盤，CSP 供應(yīng)商器件封裝:8-LFCSP-UD（2x2） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。