- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8960 > AD5744RCSUZ (Analog Devices Inc)IC DAC 4CH 14BIT SER 1LSB 32TQFP PDF資料下載
參數(shù)資料
| 型號： | AD5744RCSUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 4CH 14BIT SER 1LSB 32TQFP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | AD5764(R), AD5744R Product Change 04/Sept/2009 |
| 標準包裝： | 1 |
| 設置時間： | 10µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 387mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP |
| 供應商設備封裝： | 32-TQFP（7x7） |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 4 電壓，雙極 |
| 采樣率（每秒）： | * |
| 產(chǎn)品目錄頁面： | 784 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD5744R
Rev. E | Page 21 of 32
THEORY OF OPERATION
The AD5744R is a quad, 14-bit, serial input, bipolar voltage output
DAC that operates from supply voltages of ±11.4 V to ±16.5 V and
has a buffered output voltage of up to ±10.5263 V. Data is written to
the AD5744R in a 24-bit word format via a 3-wire serial interface.
The AD5744R also offers an SDO pin that is available for daisy
chaining or readback.
The AD5744R incorporates a power-on reset circuit that ensures
that the data registers are loaded with 0x0000 at power-up. The
AD5744R features a digital I/O port that can be programmed via
the serial interface, an analog die temperature sensor, on-chip
10 ppm/°C voltage reference, on-chip reference buffers, and per
channel digital gain and offset registers.
DAC ARCHITECTURE
The DAC architecture of the AD5744R consists of a 14-bit current
mode segmented R-2R DAC. The simplified circuit diagram for
the DAC section is shown in Figure 39.
0
606
5-
060
2R
E15
VREF
2R
E14
E1
2R
S11
RR
R
2R
S10
2R
12-BIT, R-2R LADDER
4 MSBs DECODED INTO
15 EQUAL SEGMENTS
VOUTx
2R
S0
2R
AGNDx
R/8
IOUT
Figure 39. DAC Ladder Structure
The four MSBs of the 14-bit data-word are decoded to drive
15 switches, E1 to E15. Each of these switches connects one of
the 15 matched resistors to either AGNDx or IOUT. The remaining
12 bits of the data-word drive Switch S0 to Switch S11 of the 12-bit
R-2R ladder network.
REFERENCE BUFFERS
The AD5744R can operate with either an external or an internal
reference. The reference inputs (REFAB and REFCD) have an
input range of up to 7 V. This input voltage is then used to provide
a buffered positive and negative reference for the DAC cores.
The positive reference is given by
+VREF = 2 × VREFIN
The negative reference to the DAC cores is given by
VREF = 2 × VREFIN
These positive and negative reference voltages (along with the
gain register values) define the output ranges of the DACs.
SERIAL INTERFACE
The AD5744R is controlled over a versatile 3-wire serial interface
that operates at clock rates of up to 30 MHz and is compatible
with SPI, QSPI, MICROWIRE, and DSP standards.
Input Shift Register
The input shift register is 24 bits wide. Data is loaded into the
device, MSB first, as a 24-bit word under the control of a serial
clock input, SCLK. The input register consists of a read/write bit,
a reserved bit that must be set to 0, three register select bits, three
DAC address bits, and 16 data bits, as shown in Table 9. The timing
diagram for this operation is shown in Figure 2.
Upon power-up, the data registers are loaded with zero code
(0x0000), and the outputs are clamped to 0 V via a low impedance
path. The outputs can be updated with the zero code value by
asserting either LDAC or CLR. The corresponding output voltage
depends on the state of the BIN/2sCOMP pin. If the BIN/2sCOMP
pin is tied to DGND, the data coding is twos complement and the
outputs update to 0 V. If the BIN/2sCOMP pin is tied to DVCC,
the data coding is offset binary and the outputs update to negative
full scale. To have the outputs power-up with zero code loaded
to the outputs, the CLR pin should be held low during power-up.
Standalone Operation
The serial interface works with both a continuous and noncon-
tinuous serial clock. A continuous SCLK source can be used only
if SYNC is held low for the correct number of clock cycles. In gated
clock mode, a burst clock containing the exact number of clock
cycles must be used, and SYNC must be taken high after the final
clock to latch the data. The first falling edge of SYNC starts the
write cycle. Exactly 24 falling clock edges must be applied to SCLK
before SYNC is brought high again. If SYNC is brought high before
the 24th falling SCLK edge, the data written is invalid. If more
than 24 falling SCLK edges are applied before SYNC is brought
high, the input data is also invalid. The input register addressed is
updated on the rising edge of SYNC. For another serial transfer to
take place, SYNC must be brought low again. After the end of
the serial data transfer, data is automatically transferred from the
input shift register to the addressed register.
When the data has been transferred into the chosen register of
the addressed DAC, all data registers and outputs can be
updated by taking LDAC low.
相關PDF資料 |
PDF描述 |
|---|---|
| MS27508E24A4PA | CONN RCPT 56POS BOX MNT W/PINS |
| VE-J50-MZ-F4 | CONVERTER MOD DC/DC 5V 25W |
| MS3450KT20-7S | CONN RCPT 8POS WALL MNT W/SCKT |
| VE-J4T-MZ-F1 | CONVERTER MOD DC/DC 6.5V 25W |
| JL05-2A22-22PC-F0-R | CONN RCPT 4POS PIN W/OUT CONTACT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5744RCSUZ-REEL7 | 功能描述:IC DAC QUAD 14BIT 1LSB 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5748 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Industrial Current/Voltage Output Driver with Programmable Ranges |
| AD5748_1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Industrial Current/Voltage Output Driver with Programmable Ranges |
| AD5748ACPZ | 功能描述:IC I/V OUTPUT DRIVER 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:73 系列:Over-The-Top® 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉換速率:0.07 V/µs 增益帶寬積:200kHz -3db帶寬:- 電流 - 輸入偏壓:1nA 電壓 - 輸入偏移:285µV 電流 - 電源:50µA 電流 - 輸出 / 通道:25mA 電壓 - 電源，單路/雙路(±):2 V ~ 44 V，±1 V ~ 22 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WFDFN 裸露焊盤 供應商設備封裝:16-DFN-EP（5x3） 包裝:管件 |
| AD5748ACPZ-RL7 | 功能描述:IC I/V OUTPUT DRIVER 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 放大器類型:電流檢測 電路數(shù):1 輸出類型:- 轉換速率:- 增益帶寬積:125kHz -3db帶寬:- 電流 - 輸入偏壓:- 電壓 - 輸入偏移:100µV 電流 - 電源:1.1µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:4-WFBGA，CSPBGA 供應商設備封裝:4-UCSP（2x2） 包裝:剪切帶 (CT) 其它名稱:MAX9634WERS+TCT |
發(fā)布緊急采購，3分鐘左右您將得到回復。