參數(shù)資料
型號: AD5744RCSUZ
廠商: Analog Devices Inc
文件頁數(shù): 15/32頁
文件大?。?/td> 0K
描述: IC DAC 4CH 14BIT SER 1LSB 32TQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
產(chǎn)品變化通告: AD5764(R), AD5744R Product Change 04/Sept/2009
標(biāo)準(zhǔn)包裝: 1
設(shè)置時間: 10µs
位數(shù): 14
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 387mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 管件
輸出數(shù)目和類型: 4 電壓,雙極
采樣率(每秒): *
產(chǎn)品目錄頁面: 784 (CN2011-ZH PDF)
AD5744R
Data Sheet
Rev. E | Page 22 of 32
68HC11*
MISO
SYNC
SDIN
SCLK
MOSI
SCK
PC7
PC6
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SDIN
*ADDITIONAL PINS OMITTED FOR CLARITY.
AD5744R*
06
5-
06
1
Figure 40. Daisy-Chaining the AD5744R
Daisy-Chain Operation
For systems that contain several devices, the SDO pin can be
used to daisy-chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interface lines. The first falling edge of SYNC
starts the write cycle. The SCLK is continuously applied to the
input shift register when SYNC is low. If more than 24 clock
pulses are applied, the data ripples out of the shift register and
appears on the SDO line. This data is clocked out on the rising
edge of SCLK and is valid on the falling edge. By connecting the
SDO of the first device to the SDIN input of the next device in
the chain, a multidevice interface is constructed. Each device in
the system requires 24 clock pulses. Therefore, the total number
of clock cycles must equal 24n, where n is the total number of
AD5744R devices in the chain. When the serial transfer to all
devices is complete, SYNC is taken high. This latches the input
data in each device in the daisy chain and prevents any further
data from being clocked into the input shift register. The serial
clock can be a continuous or a gated clock.
A continuous SCLK source can be used only if SYNC is held
low for the correct number of clock cycles. In gated clock mode,
a burst clock containing the exact number of clock cycles must
be used, and SYNC must be taken high after the final clock to
latch the data.
Readback Operation
Before a readback operation is initiated, the SDO pin must be
enabled by writing to the function register and clearing the SDO
disable bit; this bit is cleared by default. Readback mode is invoked
by setting the R/W bit to 1 in the serial input register write.
With R/W set to 1, Bit A2 to Bit A0, in association with Bit REG2,
to Bit REG0, select the register to be read. The remaining data
bits in the write sequence are don’t care. During the next SPI write,
the data appearing on the SDO output contain the data from the
previously addressed register. For a read of a single register, the
NOP command can be used in clocking out the data from the
selected register on SDO. The readback diagram in
shows
the readback sequence. For example, to read back the fine gain
register of Channel A, implement the following sequence:
1.
Write 0xA0XXXX to the input register. This write configures
the AD5744R for read mode with the fine gain register of
Channel A selected. Note that all the data bits, DB15 to DB0,
are don’t care.
2.
Follow with a second write: an NOP condition, 0x00XXXX.
During this write, the data from the fine gain register is
clocked out on the SDO line; that is, data clocked out contains
the data from the fine gain register in Bit DB5 to Bit DB0.
相關(guān)PDF資料
PDF描述
MS27508E24A4PA CONN RCPT 56POS BOX MNT W/PINS
VE-J50-MZ-F4 CONVERTER MOD DC/DC 5V 25W
MS3450KT20-7S CONN RCPT 8POS WALL MNT W/SCKT
VE-J4T-MZ-F1 CONVERTER MOD DC/DC 6.5V 25W
JL05-2A22-22PC-F0-R CONN RCPT 4POS PIN W/OUT CONTACT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5744RCSUZ-REEL7 功能描述:IC DAC QUAD 14BIT 1LSB 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5748 制造商:AD 制造商全稱:Analog Devices 功能描述:Industrial Current/Voltage Output Driver with Programmable Ranges
AD5748_1 制造商:AD 制造商全稱:Analog Devices 功能描述:Industrial Current/Voltage Output Driver with Programmable Ranges
AD5748ACPZ 功能描述:IC I/V OUTPUT DRIVER 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:73 系列:Over-The-Top® 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.07 V/µs 增益帶寬積:200kHz -3db帶寬:- 電流 - 輸入偏壓:1nA 電壓 - 輸入偏移:285µV 電流 - 電源:50µA 電流 - 輸出 / 通道:25mA 電壓 - 電源,單路/雙路(±):2 V ~ 44 V,±1 V ~ 22 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-DFN-EP(5x3) 包裝:管件
AD5748ACPZ-RL7 功能描述:IC I/V OUTPUT DRIVER 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:電流檢測 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:- 增益帶寬積:125kHz -3db帶寬:- 電流 - 輸入偏壓:- 電壓 - 輸入偏移:100µV 電流 - 電源:1.1µA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:4-WFBGA,CSPBGA 供應(yīng)商設(shè)備封裝:4-UCSP(2x2) 包裝:剪切帶 (CT) 其它名稱:MAX9634WERS+TCT