- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5859 > AD5750BCPZ-REEL7 (Analog Devices Inc)IC CURR/VOLT OUT DVR 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5750BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CURR/VOLT OUT DVR 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 放大器類型： | 儀表 |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 2 V/µs |
| 電流 - 電源： | 5.2mA |
| 電流 - 輸出 / 通道： | 24mA |
| 電壓 - 電源，單路/雙路(±)： | ±10.8 V ~ 26.4 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD5750/AD5750-1
Rev. C | Page 11 of 36
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
TOP VIEW
(Not to Scale)
AD5750/
AD5750-1
1
SDO/VFAULT
2
CLRSEL
3
CLEAR
4
DVCC
5
GND
6
SYNC/RSET
7
SCLK/OUTEN
8
SDIN/R0
24 VSENSE+
23 VOUT
22 VSENSE–
21 AVSS
20 COMP1
19 COMP2
18 IOUT
17 AVDD
9
1
0
2
1
3
1
2
T
2
1
3
T
1
4
F
1
5
IN
1
6
D
3
2
N
C
/I
F
A
U
L
T
3
1
F
A
U
L
T
/T
E
M
P
3
0
R
E
S
E
T
2
9
H
W
S
E
L
E
C
T
2
8
N
C
2
7
N
C
2
6
N
C
2
5
N
C
A
D
2
/R
A
D
1
/R
A
D
0
/R
R
E
X
R
E
X
V
R
E
V
G
N
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PADDLE IS TIED TO AVSS.
07
26
8-
00
5
Figure 4. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
SDO/VFAULT
Serial Data Output (SDO). In software mode, this pin is used to clock data from the input shift register in
readback mode. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK. This pin
is a CMOS output.
Short-Circuit Fault Alert (VFAULT). In hardware mode, this pin acts as a short-circuit fault alert pin and is
asserted low when a short-circuit error is detected. This pin is an open-drain output and must be connected to
a pull-up resistor.
2
CLRSEL
In hardware or software mode, this pin selects the clear value, either zero-scale or midscale code. In software
mode, this pin is implemented as a logic OR with the internal CLRSEL bit.
3
CLEAR
Active High Input. Asserting this pin sets the output current/voltage to zero-scale code or midscale code of the
range selected (user-selectable). CLEAR is a logic OR with the internal clear bit.
In software mode, during power-up, the CLEAR pin level determines the power-on condition of the voltage
channel, which can be active 0 V or tristate. See the Asynchronous Clear (CLEAR) section for more details.
4
DVCC
Digital Power Supply.
5
GND
Ground Connection.
6
SYNC/RSET
Positive Edge-Sensitive Latch (SYNC). In software mode, a rising edge parallel loads the input shift register data
into the AD5750, also updating the output.
Resistor Select (RSET). In hardware mode, this pin selects whether the internal or the external current sense
resistor is used.
If RSET = 0, the external sense resistor is chosen.
If RSET = 1, the internal sense Resistor is chosen.
7
SCLK/OUTEN
Serial Clock Input (SCLK). In software mode, data is clocked into the input shift register on the falling edge of
SCLK. This pin operates at clock speeds up to 50 MHz.
Output Enable (OUTEN). In hardware mode, this pin acts as an output enable pin.
8
SDIN/R0
Serial Data Input (SDIN). In software mode, data must be valid on the falling edge of SCLK.
Range Decode Bit (R0). In hardware mode, this pin, in conjunction with R1, R2, and R3, selects the output
current/voltage range setting on the part.
9
AD2/R1
Device Addressing Bit (AD2). In software mode, this pin, in conjunction with AD1 and AD0, allows up to eight
devices to be addressed on one bus.
Range Decode Bit (R1). In hardware mode, this pin, in conjunction with R0, R2, and R3, selects the output
current/voltage range setting on the part.
10
AD1/R2
Device Addressing Bit (AD1). In software mode, this pin, in conjunction with AD2 and AD0, allows up to eight
devices to be addressed on one bus.
Range Decode Bit (R2). In hardware mode, this pin, in conjunction with R0, R1, and R3, selects the output
current/voltage range setting on the part.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9-146309-0-39 | CONN HEADR BRKWAY .100 78POS R/A |
| 2035-35-A | GAS DISCHARGE TUBE MINI 2 POLE |
| 2035-30-SM | GAS DISCHARGE TUBE MINI 2 POLE |
| FTSH-129-01-L-DH | CONN HEADR 58POS DL .05" R/A SMD |
| 2035-30-A | GAS DISCHARGE TUBE MINI 2 POLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5751 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Industrial Current/Voltage Output Driver |
| AD5751ACPZ | 功能描述:IC CURR/VOLT OUT DVR 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD5751ACPZ | 制造商:Analog Devices 功能描述:IC CURRENT/VOLTAGE O/P DRIVER LFCSP-32 |
| AD5751ACPZ-REEL7 | 功能描述:IC I/V OUTPUT DRIVER 60V 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD5751BCPZ | 功能描述:IC CURR/VOLT OUT DVR 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。