nal R
參數(shù)資料
型號： AD5755-1ACPZ-REEL7
廠商： Analog Devices Inc
文件頁數(shù)： 37/52頁
文件大小： 0K
描述： IC DAC 16BIT SERIAL 64LFCSP
視頻文件： AD5755: 16-Bit Multi-Channel, Voltage and Current Output DAC
標(biāo)準(zhǔn)包裝： 750
設(shè)置時(shí)間： 11µs
位數(shù)： 16
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
電壓電源： 模擬和數(shù)字，雙 ±
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 4 電流，4 電壓
采樣率（每秒）： *
AD5755-1
Data Sheet
Rev. E | Page 42 of 52
directly to the gain/TUE error of the AD5755-1 with the exter-
nal RSET resistor, shown in Table 1 (expressed in % FSR).
HART
The AD5755-1 has four CHART pins, one corresponding to
each output channels. A HART signal can be coupled into these
pins. The HART signal appears on the corresponding current
output, if the output is enabled. Table 31 shows the recommended
input voltages for the HART signal at the CHART pin. If these
voltages are used, the current output should meet the HART
amplitude specifications. Figure 79 shows the recommended
circuit for attenuating and coupling in the HART signal.
Table 31. CHART Input Voltage to HART Output Current
R
SET
CHART Input
Voltage
Current Output
(HART)
Internal R
SET
150 mV p-p
1 mA p-p
External R
SET
170 mV p-p
1 mA p-p
09226-
076
HART MODEM
OUTPUT
C1
C2
CHARTx
Figure 79. Coupling HART Signal
A minimum capacitance of C1 + C2 is required to ensure that
the 1.2 kHz and 2.2 kHz HART frequencies are not significantly
attenuated at the output. The recommended values are C1 =
22 nF, C2 = 47 nF.
Digitally controlling the slew rate of the output is necessary to
meet the analog rate of change requirements for HART.
DIGITAL SLEW RATE CONTROL
The slew rate control feature of the AD5755-1 allows the user to
control the rate at which the output value changes. This feature
is available on both the current and voltage outputs. With the
slew rate control feature disabled, the output value changes at a
rate limited by the output drive circuitry and the attached load.
To reduce the slew rate, this can be achieved by enabling the
slew rate control feature. With the feature enabled via the SREN
bit of the slew rate control register (see Table 26), the output,
instead of slewing directly between two values, steps digitally at
a rate defined by two parameters accessible via the slew rate
control register, as shown in Table 26.
The parameters are SR_CLOCK and SR_STEP. SR_CLOCK
defines the rate at which the digital slew is updated, for
example, if the selected update rate is 8 kHz, the output updates
every 125 s. In conjunction with this, SR_STEP defines by how
much the output value changes at each update. Together, both
parameters define the rate of change of the output value. Table 32
and Table 33 outline the range of values for both the
SR_CLOCK and SR_STEP parameters.
Table 32. Slew Rate Update Clock Options
SR_CLOCK
Update Clock Frequency (Hz)1
0000
64 k
0001
32 k
0010
16 k
0011
8 k
0100
4 k
0101
2 k
0110
1 k
0111
500
1000
250
1001
125
1010
64
1011
32
1100
16
1101
8
1110
4
1111
0.5
1 These clock frequencies are divided down from the 13 MHz internal
Table 33. Slew Rate Step Size Options
SR_STEP
Step Size (LSBs)
000
1
001
2
010
4
011
16
100
32
101
64
110
128
111
256
The following equation describes the slew rate as a function of
the step size, the update clock frequency, and the LSB size:
Size
LSB
Frequency
Clock
Update
Size
Step
Change
Output
Time
Slew
×
=
where:
Slew Time is expressed in seconds.
Output Change is expressed in amps for IOUT_x or volts for VOUT_x.
When the slew rate control feature is enabled, all output changes
occur at the programmed slew rate (see the DC-to-DC Converter
Settling Time section for additional information). For example,
if the CLEAR pin is asserted, the output slews to the clear value
at the programmed slew rate (assuming that the clear channel is
enabled to be cleared). If a number of channels are enabled for
slew, care must be taken when asserting the CLEAR pin. If one
of the channels is slewing when CLEAR is asserted, other chan-
nels may change directly to their clear values not under slew
rate control. The update clock frequency for any given value is
the same for all output ranges. The step size, however, varies
across output ranges for a given value of step size because the
LSB size is different for each output range.
相關(guān)PDF資料
PDF描述
ADA4853-3YRUZ IC OPAMP VIDEO TRIPLE 14-TSSOP
AD7837AR-REEL IC DAC 12BIT DUAL MULT 24-SOIC
LTC1595BIS8#TRPBF IC D/A CONV 16BIT MULTPLYNG8SOIC
LTC1595BIS8#TR IC DAC 16BIT MULTIPLY SER 8SOIC
LT6552IDD#PBF IC AMP VIDEO DIFF 3.3V 8-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5755-1X 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control, HART Connectivity
AD5755ACPZ 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16Bit Quad V/I DAC with Dynamic Power RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
AD5755ACPZ-REEL7 功能描述:IC DAC 16BIT QUAD 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5755BCPZ 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:DAC QUAD 16BIT -26.4/33VIN 64LFCSP 制造商:Analog Devices 功能描述:DAC, QUAD, 16BIT, -26.4/33VIN, 64LFCSP 制造商:Analog Devices 功能描述:DAC, QUAD, 16BIT, -26.4/33VIN, 64LFCSP, Resolution (Bits):16bit, Input Channel Type:Serial, Digital IC Case Style:LFCSP, No. of Pins:64, Data Interface:Microwire, QSPI, SPI, Supply Current:8.6mA, Operating Temperature Min:-40C, , RoHS Compliant: Yes
AD5755BCPZ-REEL7 功能描述:IC DAC 16BIT QUAD 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*