參數(shù)資料
型號(hào)： AD6634PCB
廠商： Analog Devices, Inc.
元件分類： 基帶處理器
英文描述： 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
中文描述： 80 MSPS的雙通道的WCDMA接收信號(hào)處理器（RSP）
文件頁(yè)數(shù)： 48/52頁(yè)
文件大小： 925K
代理商： AD6634PCB
REV. 0
–48–
AD6634
MICROPORT CONTROL
The AD6634 has an 8-bit microprocessor port and a serial control
port. The use of each of these ports is described separately below.
The interaction of the ports is then described. The microport
interface is a multimode interface that is designed to give flexibility
when dealing with the host processor. There are two modes
of bus operation: Intel Nonmultiplexed mode (INM), and
Motorola Nonmultiplexed mode (MNM). The mode is selected
based on host processor and which mode is best suited to that
processor. The microport has an 8-bit databus(D[7:0]), 3-bit
address bus(A[2:0]), three control pins lines (
CS
,
DS,
or
RD
, RW
or
WR
), and one status pin (DTACK or RDY). The functionality
of the control signals and status line changes slightly depending
upon the mode that is chosen. Refer to the timing diagrams and the
following descriptions for details on the operation of both modes.
External Memory Map
The External Memory Map is used to gain access to the channel
address space described previously. The 8-bit data and address
buses are used to this set of eight registers that can be seen in
Table XVI. These registers are collectively referred to as the
External Interface registers since they control all accesses to the
Channel Address space as well as input/output control registers.
The use of each of these individual registers is described in
detail. It should be noted that the Serial Control interface has
the same memory map as the microport interface and can carry
out the exact same functions, although at a slower rate.
Access Control Register (ACR)
The Access Control register serves to define the channel or
channels that receive an access from the microport or serial
port control.
Bit 7 of this register is the Auto-Increment bit. If this bit is a 1,
the CAR register described below will increment its value after
every access to the channel. This allows blocks of address space
such as coefficient memory to be initialized more efficiently.
Bit 6 of the register is the Broadcast bit and determines how
Bits 5–2 are interpreted. If Broadcast is 0, then Bits 5–2, which are
referred to as Instruction bits (Instruction[3:0]), are compared
with the CHIP_ID[3:0] pins. The instruction that matches the
CHIP_ID[3:0] pins will determine the access. This allows up to
16 chips to be connected to the same port and memory mapped
without external logic. This also allows the same serial port of a
host processor to configure up to 16 chips. If the Broadcast bit is
high, the Instruction[3:0] word allows multiple AD6634 channels
and/or chips to be simultaneously configured independent of the
CHIP_ID[3:0] pins. There are 10 possible instructions defined
in Table XVI. This is useful for smart antenna systems, where
multiple channels listing to a single antenna or carrier can be
configured simultaneously. The x(s) in the table represent don’t
cares in the digital decoding.
Table XVI. External Memory Map
A[2:0]
Name
Comment
111
Access Control Register (ACR)
7:
6:
5–2:
1–0:
7–0:
7:
6:
5:
4:
3:
2:
1:
0:
7:
6:
5:
4:
3:
2:
1:
0:
7–6:
5:
4:
3:
2:
1:
0:
7–4:
3–0:
15–8: D[15:8]
7–0:
D[7:0]
Auto Increment
Broadcast
Instruction[3:0]
A[9:8]
A[7:0]
PN_EN
Test_MUX_Select
Hop
Start
SYNC D
SYNC C
SYNC B
SYNC A
Toggle IEN for BIST
First SYNC Only
Hop_En
Start_En
SYNC_EN D
SYNC_EN C
SYNC_EN B
SYNC_EN A
Reserved
Access Input/Output Control Registers
Reserved low
SLEEP 3
SLEEP 2
SLEEP 1
SLEEP 0
Reserved
D[19:16]
110
101
Channel Address Register (CAR)
SOFT_SYNC Control Register (Write Only)
100
PIN_SYNC Control Register (Write Only)
011
SLEEP (Write Only)
010
Data Register 2 (DR2)
001
000
Data Register 1 (DR1)
Data Register 0 (DR0)
相關(guān)PDF資料
PDF描述
AD6635 4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
AD6635BB 4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
AD6636 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636BBCZ1 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636BC 150 MSPS Wideband Digital Down-Converter (DDC)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6635 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
AD6635BB 功能描述:IC RSP 80MSPS QUAD 324-BGA RoHS:否 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6635 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:12-QFN-EP（3x3）
AD6635BB/PCB 制造商:Analog Devices 功能描述:Evaluation Kit For 4-Channel, 80MSPS WCDMA Receive Signal Processor
AD6635BBZ 制造商:Analog Devices 功能描述:Receive Signal Processor 324-Pin BGA
AD6636 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*