參數(shù)資料
型號： AD6653-125EBZ
廠商： Analog Devices, Inc.
英文描述： IF Diversity Receiver
中文描述： IF分集接收機
文件頁數(shù)： 45/80頁
文件大?。?/td> 1998K
代理商： AD6653-125EBZ
AD6653
MEMORY MAP REGISTER TABLE
All address and bit locations that are not included in Table 25 are not currently supported for this device.
Rev. 0 | Page 45 of 80
Table 25. Memory Map Registers
Addr.
(Hex)
Chip Configuration Registers
0x00
SPI Port
Configuration
(Global)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0
LSB first
Soft reset
1
1
Soft reset
LSB first
0
0x18
The nibbles
are mirrored
so that
LSB-first or
MSB-first
mode
registers
correctly,
regardless of
shift mode
Default is
unique chip
ID, different
for each
device; this is
a read-only
register
Speed grade
ID used to
differentiate
devices; this
is a read-only
register
0x01
Chip ID
(Global)
8-bit Chip ID[7:0]
(AD6653 = 0x0E)
(default)
0x0E
0x02
Chip Grade
(Global)
Open
Open
Speed Grade ID[4:3]
00 = 150 MSPS
01 = 125 MSPS
Open
Open
Open
Open
Channel Index and Transfer Registers
0x05
Channel
Index
Open
Open
Open
Open
Open
Open
Data
Channel B
(default)
Data
Channel A
(default)
0x03
Bits are
set to
determine
which device
on chip
receives the
next write
command;
applies to
local
registers
Synchronously
transfers data
from the
master shift
register to
the slave
0xFF
Transfer
Open
Open
Open
Open
Open
Open
Open
Transfer
0x00
ADC Functions Registers
0x08
Power
Modes
Open
Open
External
power-
down pin
function
(global)
0 = pdwn
1 = stndby
Open
Open
Open
Open
Internal power-down
mode (local)
00 = normal operation
01 = full power-down
10 = standby
11 = normal operation
0x00
Determines
various
generic
modes of
chip
operation
0x09
Global Clock
(Global)
Open
Open
Open
Open
Open
Open
Duty
cycle
stabilize
(default)
0x01
0x0B
Clock Divide
(Global)
Open
Open
Open
Open
Open
Clock divide ratio
000 = divide by 1
001 = divide by 2
010 = divide by 3
011 = divide by 4
100 = divide by 5
101 = divide by 6
110 = divide by 7
111 = divide by 8
0x00
Clock divide
values other
than 000
automatically
activate
duty cycle
stabilization
相關(guān)PDF資料
PDF描述
AD6653BCPZ-125 IF Diversity Receiver
AD6653BCPZ-150 IF Diversity Receiver
AD6655BCPZ-1251 IF Diversity Receiver
AD6655 IF Diversity Receiver
AD6655-125EBZ1 IF Diversity Receiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6653-150EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD6653 - Bulk
AD6653BCPZ-125 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64
AD6653BCPZ-150 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64 制造商:Analog Devices 功能描述:IC, RECEIVER, IF DIVERSITY, LFCSP64
AD6654 制造商:Analog Devices 功能描述:- Bulk
AD6654/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*