參數(shù)資料
型號： AD6653-125EBZ
廠商： Analog Devices, Inc.
英文描述： IF Diversity Receiver
中文描述： IF分集接收機(jī)
文件頁數(shù)： 46/80頁
文件大?。?/td> 1998K
代理商： AD6653-125EBZ
AD6653
Rev. 0 | Page 46 of 80
Addr.
(Hex)
0x0D
Register
Name
Test Mode
(Local)
Bit 7
(MSB)
Open
Bit 6
Open
Bit 5
Reset
PN long
sequence
Bit 4
Reset
PN short
sequence
Bit 3
Open
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
0x00
Default
Notes/
Comments
When
enabled, the
test data is
placed on
the output
pins
in place of
ADC output
data
Output test mode
000 = off (default)
001 = midscale short
010 = positive FS
011 = negative FS
100 = alternating
checkerboard
101 = PN long sequence
110 = PN short sequence
111 = one/zero word toggle
0x10
Offset
Adjust
(Local)
Output Mode
Open
Open
Offset adjust in LSBs from +31 to 32 (twos complement format)
0x00
0x14
Drive
strength
0 V to 3.3 V
CMOS or
ANSI
LVDS
1 V to 1.8 V
CMOS or
reduced
LVDS
(global)
Invert
DCO clock
Output
type
0 = CMOS
1 = LVDS
(global)
Interleaved
CMOS
(global)
Output
enable
bar
(local)
Open
Output
invert
(local)
00 = offset binary
01 = twos complement
01 = gray code
11 = offset binary
(local)
0x00
Configures
the outputs
and the
format of
the data
0x16
Clock Phase
Control
(Global)
Open
Open
Open
Open
Input clock divider phase adjust
000 = no delay
001 = 1 input clock cycle
010 = 2 input clock cycles
011 = 3 input clock cycles
100 = 4 input clock cycles
101 = 5 input clock cycles
110 = 6 input clock cycles
111 = 7 input clock cycles
DCO clock delay
(delay = 2500 ps × register value/31)
00000 = 0 ps
00001 = 81 ps
00010 = 161 ps
…
11110 = 2419 ps
11111 = 2500 ps
Open
Open
0x00
Allows
selection of
clock delays
into the
input clock
divider
0x17
DCO Output
Delay
(Global)
Open
Open
Open
0x00
0x18
VREF Select
(Global)
Reference voltage
selection
00 = 1.25 V p-p
01 = 1.5 V p-p
10 = 1.75 V p-p
11 = 2.0 V p-p
(default)
Open
Open
Open
Open
0xC0
Digital Feature Control Registers
0x100
Sync Control
(Global)
Signal
monitor
sync
enable
Open
Half-band
next sync
only
Half-band
sync
enable
NCO32
next
sync only
NCO32
sync
enable
Clock
divider next
sync only
Clock
divider
sync
enable
f
S
/8 next
sync only
Master
sync
enable
0x00
0x101
f
S
/8 Output
Mix Control
(Global)
FIR Filter
and Output
Mode
Control
(Global)
Open
f
S
/8 start state
Open
Open
f
S
/8 sync
enable
0x00
0x102
Open
Open
Open
Open
FIR gain
0 = gain of
2
1 = gain of
1
Half-band
decimation
phase
f
S
/8 output
mix disable
Complex
output
enable
FIR filter
enable
0x00
0x103
Digital Filter
Control
(Global)
Fast Detect
Control
(Local)
Open
Open
Open
Open
Spectral
reversal
High-pass/
low-pass
select
Open
0x01
0x104
Open
Open
Open
Open
Fast Detect Mode Select[2:0]
Fast
detect
enable
0x00
相關(guān)PDF資料
PDF描述
AD6653BCPZ-125 IF Diversity Receiver
AD6653BCPZ-150 IF Diversity Receiver
AD6655BCPZ-1251 IF Diversity Receiver
AD6655 IF Diversity Receiver
AD6655-125EBZ1 IF Diversity Receiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6653-150EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD6653 - Bulk
AD6653BCPZ-125 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64
AD6653BCPZ-150 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64 制造商:Analog Devices 功能描述:IC, RECEIVER, IF DIVERSITY, LFCSP64
AD6654 制造商:Analog Devices 功能描述:- Bulk
AD6654/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*