- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10094 > AD7674ASTZRL (Analog Devices Inc)IC ADC 18BIT 800KSPS 48-LQFP T/R PDF資料下載
參數(shù)資料
| 型號： | AD7674ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 18BIT 800KSPS 48-LQFP T/R |
| 產(chǎn)品培訓(xùn)模塊： | ADC Applications ADC Architectures ADC DC/AC Performance |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 800k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 138mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 配用： | EVAL-AD7674CBZ-ND - BOARD EVALUATION FOR AD7674 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7674
Rev. A | Page 21 of 28
t9
RESET
DATA
BUS
BUSY
CNVST
t8
03083-0-035
Figure 35. RESET Timing
CNVST
BUSY
DATA
BUS
CS = RD = 0
PREVIOUS CONVERSION DATA
NEW DATA
t1
t10
t4
t3
t11
03083-0-036
Figure 36. Master Parallel Data Timing for Reading (Continuous Read)
PARALLEL INTERFACE
The AD7674 is configured to use the parallel interface with an
18-bit, a 16-bit, or an 8-bit bus width, according to Table 7. The
data can be read either after each conversion, which is during
the next acquisition phase, or during the following conversion,
as shown in Figure 37 and Figure 38, respectively. When the
data is read during the conversion, however, it is recommended
that it is read only during the first half of the conversion phase.
This avoids any potential feedthrough between voltage
transients on the digital interface and the most critical analog
conversion circuitry. Refer to Table 7 for a detailed description
of the different options available.
DATA
BUS
t12
t13
BUSY
CS
RD
CURRENT
CONVERSION
03083-0-037
Figure 37. Slave Parallel Data Timing for Reading (Read after Convert)
CS = 0
CNVST,
RD
t1
PREVIOUS
CONVERSION
DATA
BUS
t12
t13
BUSY
t4
t3
03083-0-038
Figure 38. Slave Parallel Data Timing for Reading (Read during Convert)
CS
RD
A0, A1
PINS D[15:8]
PINS D[7:0]
HI-Z
HIGH BYTE
LOW BYTE
HIGH BYTE
HI-Z
t12
t13
03083-0-039
Figure 39. 8-Bit and 16-Bit Parallel Interface
SERIAL INTERFACE
The AD7674 is configured to use the serial interface when
MODE0 and MODE1 are held high. The AD7674 outputs 18
bits of data, MSB first, on the SDOUT pin. This data is
synchronized with the 18 clock pulses provided on the SCLK
pin. The output data is valid on both the rising and falling edge
of the data clock.
MASTER SERIAL INTERFACE
Internal Clock
The AD7674 is configured to generate and provide the serial
data clock SCLK when the EXT/INT pin is held low. The
AD7674 also generates a SYNC signal to indicate to the host
when the serial data is valid. The serial clock SCLK and the
SYNC signal can be inverted if desired. Depending on the
RDC/SDIN input, the data can be read after each conversion or
during the following conversion. Figure 40 and Figure 41 show
the detailed timing diagrams of these two modes.
Usually, because the AD7674 is used with a fast throughput, the
Master Read during Conversion mode is the most
recommended serial mode.
In Read during Conversion mode, the serial clock and data
toggle at appropriate instants, minimizing potential
feedthrough between digital activity and critical conversion
decisions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3100R18-5S | CONN RCPT 3POS WALL MNT W/SCKT |
| IDT72V225L15PF8 | IC FIFO SYNC 1024X18 15NS 64TQFP |
| LT1140ACSW#TRPBF | IC 5DRV/3RCV RS232 5V 24-SOIC |
| AD976BRZRL | IC ADC 16BIT 100KSPS 28SOIC |
| VE-26P-MX-F4 | CONVERTER MOD DC/DC 13.8V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7675 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 100 kSPS, Differential ADC |
| AD7675ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel/Serial 48-Pin LFCSP EP |
| AD7675ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7675ACPZ | 功能描述:IC ADC 16BIT SAR 100KSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7675ACPZRL | 功能描述:IC ADC 16BIT SAR 100KSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。