- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10529 > AD7762BSVZ (Analog Devices Inc)IC ADC 24BIT 625KSPS 64TQFP PDF資料下載
參數(shù)資料
| 型號： | AD7762BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 625KSPS 64TQFP |
| 標準包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 625k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 958mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應商設(shè)備封裝： | 64-TQFP-EP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁
AD7762
Data Sheet
Rev. A | Page 8 of 28
Pin No.
Mnemonic
Description
10
VREF+
Reference Input. The input range of this pin is determined by the reference buffer supply voltage
8
DECAPA
Decoupling Pin. A 100 nF capacitor must be inserted between this pin and AGND1.
30
DECAPB
Decoupling Pin. A 33 pF capacitor must be inserted between this pin and AGND3.
17
RBIAS
Bias Current Setting Pin. A resistor must be inserted between this pin and AGND1. For more details, see
the Bias Resistor Selection section.
45 to 52,
54 to 61
DB15 to DB8
DB7 to DB0
16-Bit Bidirectional Data Bus. These are three-state pins that are controlled by the CS pin and the RD/WR
pin. The operating voltage for these pins is determined by the VDRIVE voltage. See the AD7762 Interface
section for more details.
37
RESET
A falling edge on this pin resets all internal digital circuitry and powers down the part. Holding this pin
low keeps the AD7762 in a reset state.
3
MCLK
Master Clock Input. A low jitter digital clock must be applied to this pin. The output data rate depends
on the frequency of this clock. See the section Clocking the AD7762 for more details.
2
MCLKGND
Master Clock Ground Sensing Pin.
36
SYNC
Synchronization Input. A falling edge on this pin resets the internal filter. This can be used to
synchronize multiple devices in a system.
39
RD/WR
Read/Write Input. This pin, in conjunction with the chip select pin, is used to read and write data to and
from the AD7762. If this pin is low when CS is low, a read takes place. If this pin is high and CS is low, a
write occurs. See the AD7762 Interface section for more details.
38
DRDY
Data Ready Output. Each time that new conversion data is available, an active low pulse, ICLK period
wide, is produced on this pin. See the AD7762 Interface section for more details.
40
CS
Chip Select Input. Used in conjunction with the RD/WR pin to read and write data to and from the
EPAD
Exposed pad. Connect the exposed pad to AGNDx with six to eight vias.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL3222CBZ | TRANSMITTER/RCVR RS232 LP 18SOIC |
| VI-J43-MW-F4 | CONVERTER MOD DC/DC 24V 100W |
| AD7880BRZ | IC ADC 12BIT MONO LP 24-SOIC |
| VE-JNK-MY-F2 | CONVERTER MOD DC/DC 40V 50W |
| VI-J43-MW-F3 | CONVERTER MOD DC/DC 24V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7762BSVZ-REEL | 功能描述:IC ADC 24BIT 625KSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7763 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7763BCP | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7763BCPZ | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7763BSVZ | 功能描述:IC ADC 24BIT SRL 625KSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。