參數(shù)資料
型號(hào): AD7762BSVZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 8/29頁(yè)
文件大?。?/td> 0K
描述: IC ADC 24BIT 625KSPS 64TQFP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
采樣率(每秒): 625k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 958mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-TQFP-EP(10x10)
包裝: 托盤
輸入數(shù)目和類型: 1 個(gè)差分,單極;1 個(gè)差分,雙極
Data Sheet
AD7762
Rev. A | Page 15 of 28
CLOCKING THE AD7762
The AD7762 requires an external low jitter clock source. This
signal is applied to the MCLK pin, and the MCLKGND pin is
used to sense the ground from the clock source. An internal
clock signal (ICLK) is derived from the MCLK input signal.
The ICLK controls the internal operations of the AD7762. The
maximum ICLK frequency is 20 MHz, but due to an internal
clock divider, a range of MCLK frequencies can be used. There
are two ways to generate the ICLK:
ICLK = MCLK (CDIV = 1)
ICLK = MCLK/2 (CDIV = 0)
These options are selected from the control register (see the
AD7762 Registers section for more details). On power-up, the
default is ICLK = MCLK/2 to ensure that the part can handle
the maximum MCLK frequency of 40 MHz. For output data
rates equal to those used in audio systems, a 12.288 MHz ICLK
frequency can be used. As shown in Table 6, output data rates
of 192 kHz, 96 kHz, and 48 kHz are achievable with this ICLK
frequency. As mentioned previously, this ICLK frequency can
be derived from different MCLK frequencies.
The MCLK jitter requirements depend on a number of factors
and are given by
20
)
dB
(
)
(
10
2
SNR
IN
rms
j
f
OSR
t
×
r
×
=
where:
OSR = Over-sampling ratio =
ODR
fICLK
fIN = Maximum input frequency
SNR(dB) = Target SNR
EXAMPLE 1
This example can be taken from Table 6, where:
ODR = 625 kHz
fICLK = 20 MHz
fIN (max) = 250 kHz
SNR = 108 dB
ps
6
.
3
10
250
2
32
6
3
)
(
=
×
r
×
=
rms
j
t
This is the maximum allowable clock jitter for a full-scale,
250 kHz input tone with the given ICLK and output data rate.
EXAMPLE 2
Take a second example from Table 6, where:
ODR = 48 kHz
fICLK = 12.288 MHz
fIN (max) = 19.2 kHz
SNR = 120 dB
ps
133
10
2
.
19
2
256
6
3
)
(
=
×
r
×
=
rms
j
t
The input amplitude also has an effect on these jitter figures.
If, for example, the input level was 3 dB below full scale, the
allowable jitter would be increased by a factor of √2, increasing
the first example to 2.53 ps rms. This happens when the
maximum slew rate is decreased by a reduction in amplitude.
Figure 23 and Figure 24 illustrate this point, showing the
maximum slew rate of a sine wave of the same frequency but
with different amplitudes.
1
–1.0
04975-038
0.5
0
–0.5
Figure 23. Maximum Slew Rate of Sine Wave with Amplitude of 2 V p-p
1
–1.0
04975-039
0.5
0
–0.5
Figure 24. Maximum Slew Rate of Same Frequency Sine Wave with
Amplitude of 1 V p-p
相關(guān)PDF資料
PDF描述
ICL3222CBZ TRANSMITTER/RCVR RS232 LP 18SOIC
VI-J43-MW-F4 CONVERTER MOD DC/DC 24V 100W
AD7880BRZ IC ADC 12BIT MONO LP 24-SOIC
VE-JNK-MY-F2 CONVERTER MOD DC/DC 40V 50W
VI-J43-MW-F3 CONVERTER MOD DC/DC 24V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7762BSVZ-REEL 功能描述:IC ADC 24BIT 625KSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7763 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7763BCP 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk
AD7763BCPZ 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk
AD7763BSVZ 功能描述:IC ADC 24BIT SRL 625KSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極