參數(shù)資料
型號(hào): AD9148BBCZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 24/72頁(yè)
文件大?。?/td> 0K
描述: IC DAC 16BIT QD 1GSPS 196CSPBGA
標(biāo)準(zhǔn)包裝: 1,500
系列: TxDAC+®
設(shè)置時(shí)間: 20ns
位數(shù): 16
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 模擬和數(shù)字
功率耗散(最大): 2.22W
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 196-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 196-CSPBGA(12x12)
包裝: 帶卷 (TR)
輸出數(shù)目和類(lèi)型: 8 電流,單極
采樣率(每秒): 1G
AD9148
Data Sheet
Rev. B | Page 30 of 72
Register Name
Addr
(Hex)
Bit
Name
Function
Default
Sync Control 1
11
5:0
Sync phase request
Offset of internal divided by 64 clock phase after sync.
000000
000000 = 0 DAC clocks.
111111 = 63 DAC clocks.
Sync Status 0
12
7
Sync Lost
Synchronization lost.
Read-
only
6
Sync locked
Synchronization found.
Read-
only
Data Receiver Control
14
6
One DCI
0 = two DCIs used, DCIA_x and DCIB_x.
0
1 = one DCI used, DCIA_x.
Data Receiver Status
15
7
LVDS receiver
frame high
Frame input LVDS level > 1.7 V.
Read-
only
6
LVDS receiver
frame low
Frame input LVDS level < 0.7 V.
Read-
only
5
LVDS receiver
DCI high
DCI input LVDS level > 1.7 V.
Read-
only
4
LVDS receiver
DCI low
DCI input LVDS level < 0.7 V.
Read-
only
3
LVDS receiver
Port B high
Port B input LVDS level > 1.7 V.
Read-
only
2
LVDS receiver
Port B low
Port B input LVDS level < 0.7 V.
Read-
only
1
LVDS receiver
Port A high
Port A input LVDS level > 1.7 V.
Read-
only
0
LVDS receiver
Port A low
Port A input LVDS level < 0.7 V.
Read-
only
FIFO Status/
Control Port A
17
7
FIFO Warning 1
FIFO read and write pointers within ±1.
Read-
only
6
FIFO Warning 2
FIFO read and write pointers within ±2
Read-
only
5
FIFO reset aligned
FIFO read and write pointers aligned after chip reset.
Read-
only
4
FIFO SPI align
acknowledge
FIFO read and write pointers aligned after SPI driven
FIFO reset.
Read-
only
3
FIFO SPI align
requesting
Request FIFO read and write pointers alignment via SPI.
0
2:0
FIFO phase offset
FIFO read and write pointer phase offset from optimal
phase following FIFO reset.
000
000 = 0 offset from optimal phase.
111 = 7 offset from optimal phase.
The optimal value is 0.
相關(guān)PDF資料
PDF描述
VE-JTK-MW-S CONVERTER MOD DC/DC 40V 100W
AD5372BSTZ-REEL IC DAC 16BIT 32CH SER 64-LQFP
VE-JTJ-MW-S CONVERTER MOD DC/DC 36V 100W
VE-JTH-MW-S CONVERTER MOD DC/DC 52V 100W
AD5382BSTZ-5 IC DAC 14BIT 32CH 5V 100-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9148BBPZ 功能描述:IC DAC 16BIT SPI/SRL 196BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱(chēng):MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD9148BBPZRL 功能描述:IC DAC 16BIT SPI/SRL 196BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*
AD9148BPCZ 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
AD9148BPCZRL 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
AD9148-EBZ 功能描述:BOARD EVALUATION FOR AD9148 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581