- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1985 > AD9148BBPZRL (Analog Devices Inc)IC DAC 16BIT SPI/SRL 196BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9148BBPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 47/72頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT SPI/SRL 196BGA |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 系列： | TxDAC+® |
| 設(shè)置時(shí)間： | 20ns |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 2.67W |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 196-LFBGA 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 196-BGA |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類(lèi)型： | 4 電流，單極 |
| 采樣率（每秒）： | 1G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
Data Sheet
AD9148
Rev. B | Page 51 of 72
Table 18. Programmable Inverse Sinc Filter Coefficient Widths and Ranges
Coefficient
Width
Minimum
Maximum
c0 in-phase (real)
3
100b
011b
4
3
c0 quadrature (imaginary)
3
0100b
011b
4
3
c1 in-phase (real)
4
1000b
0111b
8
7
c1 quadrature (imaginary)
4
1000b
0111b
8
7
c2 in-phase (real)
5
10000b
01111b
16
15
c2 quadrature (imaginary)
5
10000b
01111b
16
15
c3 in-phase (real)
7
1000000b
0111111b
64
63
c3 quadrature (imaginary)
7
1000000b
0111111b
64
63
c4 in-phase (real)
10
1000000000b
0111111111b
1024
1023
c4 quadrature (imaginary)
10
1000000000b
0111111111b
1024
1023
The real and imaginary filters are implemented using the
structure described in Figure 62 and Figure 63.
INPUTn
OUTPUTn
z–1
+
c0REAL
c1REAL
c2REAL
c3REAL
c4REAL
c5REAL
+
08910-
061
Figure 62. Real Filter implementation
INPUTn
OUTPUTn
z–1
+
–
c0IMG
c1IMG
c2IMG
c3IMG
c4IMG
c5IMG
+
–
+
–
+
–
+
–
+
08910-
062
Figure 63. Imaginary Filter implementation
The AD9148 evaluation tools provide software that allows for the
processing of the filter coefficients based on the DAC sampling
frequency, the amount of interpolation used (combination of
HB1, HB2, and HB3), and the desired center frequency. This
center frequency is limited to
[0.4 × fDAC + 0.5 × signalBW, 0.4 × fDAC 0.5 × signalBW]
The bandwidth of the inverse sinc filter equals the maximum
allowable signal bandwidth of the interpolation filters (0.8 × fDATA).
When there is no interpolation used, the real filter coefficients
can be fixed at (no imaginary coefficients)
C0 = 2
;
C8 = 2
C1 = 4
;
C7 = 4
C2 = 10
;
C6 = 10
C3 = 35
;
C5 = 35
C4 = 401
INTERPOLATION FILTERS
The transmit path contains three interpolation filters. Each of
the three interpolation filters provides a 2× increase in output
data rate. The filters can be cascaded to provide 2×, 4×, or 8×
interpolation ratios. Each of the half-band filter stages offers a
different combination of bandwidths and operating modes.
The bandwidth of the three half-band filters with respect to the
data rate at the filter input is as follows:
Bandwidth of HB1 = 0.8 × fIN1
Bandwidth of HB2 = 0.5 × fIN2
Bandwidth of HB3 = 0.4 × fIN3
The usable bandwidth is defined as the frequency over which
the filters have a pass-band ripple of less than ±0.001 dB and an
image rejection of greater than +85 dB. As is discussed in the
Half-Band Filter 1 (HB1) section, the image rejection usually sets
the usable bandwidth of the filter, not the pass-band flatness.
The half-band filters operate in several modes, providing
programmable pass-band center frequencies as well as signal
modulation. The HB1 filter has four modes of operation, and
the HB2 and HB3 filters each have eight modes of operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9200ARS | IC ADC CMOS 10BIT 20MSPS 28-SSOP |
| AD9201ARS | IC ADC CMOS 10BIT DUAL 28-SSOP |
| AD9203ARU | IC ADC 10BIT 40MSPS 3V 28-TSSOP |
| AD9204BCPZRL7-80 | IC ADC 10BIT 80MSPS 64LFCSP |
| AD9211BCPZ-200 | IC ADC 10-BIT 200MSPS 56-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9148BPCZ | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter |
| AD9148BPCZRL | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter |
| AD9148-EBZ | 功能描述:BOARD EVALUATION FOR AD9148 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9148-M5372-EBZ | 功能描述:BOARD EVAL FOR AD9149, ADL5372 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9148-M5375-EBZ | 功能描述:BOARD EVAL FOR AD9149, ADL5375 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。