- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17022 > AD9277-50EBZ (Analog Devices Inc)BOARD EVAL FOR AD9277 PDF資料下載
參數(shù)資料
| 型號： | AD9277-50EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9277 |
| 設(shè)計資源： | AD9276/77 Eval Brd Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 10M ~ 50M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 輸入范圍： | 733 mVpp |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9277 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9277BSVZ-ND - IC ADC 14BIT LNA/VGA/AAF 100TQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9277
Rev. 0 | Page 28 of 48
For CW Doppler operation, the AD9277 integrates the LNA,
phase shifter, frequency conversion, and I/Q demodulation
into a single package and directly yields the baseband signal.
Figure 54 is a simplified diagram showing the concept for four
channels. The ultrasound wave (US wave) is received by four
transducer elements, TE1 through TE4, in an ultrasound probe
and generates signals E1 through E4. In this example, the phase
at TE1 leads the phase at TE2 by 45°.
In a real application, the phase difference depends on the
element spacing, wavelength (λ), speed of sound, angle of
incidence, and other factors. In Figure 54, the signals E1
through E4 are amplified by the low noise amplifiers. For
optimum signal-to-noise performance, the output of the LNA
is applied directly to the input of the demodulators. To sum the
signals E1 through E4, E2 is shifted 45° relative to E1 by setting
the phase code in Channel 2 to 0010, E3 is shifted 90° (0100), and
E4 is shifted 135° (0110). The phase-aligned current signals at
the output of the AD9277 are summed in an I-to-V converter to
provide the combined output signal with a theoretical improve-
ment in dynamic range of 6 dB for the four channels.
CW Application Information
The RESET pin is used to synchronize the LO dividers when
using multiple AD9277s. Because they are driven by the same
internal LO, the channels in any AD9277 are inherently syn-
chronous. However, when multiple AD9277s are used, it is
possible for their dividers to wake up in different phase states.
The function of the RESET pin is to phase align all the LO
signals in multiple AD9277s.
The 4LO divider of each AD9277 can be initiated in one of four
possible states: 0°, 90°, 180°, and 270° relative to other AD9277s.
The internally generated I/Q signals of each AD9277 LO are always
at a 90° angle relative to each other, but a phase shift can occur
during power-up between the dividers of multiple AD9277s
used in a common array.
The RESET mechanism also allows the measurement of non-
mixing gain from the RF input to the output. The rising edge of
the active high RESET pulse can occur at any time; however, the
duration should be ≥ 20 ns minimum. When the RESET pulse
transitions from high to low, the LO dividers are reactivated on
the next rising edge of the 4LO clock. To guarantee synchronous
operation of multiple AD9277s, the RESET pulse must go low
on all devices before the next rising edge of the 4LO clock.
Therefore, it is best to have the RESET pulse go low on the falling
edge of the 4LO clock; at the very least, the tSETUP should be ≥ 5 ns.
An optimal timing setup is for the RESET pulse to go high on a
4LO falling edge and to go low on a 4LO falling edge; this gives
15 ns of setup time even at a 4LO frequency of 32 MHz (8 MHz
internal LO).
Check the synchronization of multiple AD9277s using the
following procedure:
1.
Activate at least one channel per AD9277 by setting the
appropriate channel enable bit in the serial interface (see
Table 18, Register 0x2D, Bit 4).
2.
Set the phase code of all AD9277 channels to the same
logic state, for example, 0000.
3.
Apply the same test signal to all devices to generate a sine
wave in the baseband output and measure the output of
one channel per device.
4.
Apply a RESET pulse to all AD9277s.
5.
Because all the phase codes of the AD9277s should be the
same, the combined signal of multiple devices should be N
times greater than a single channel. If the combined signal
is less than N times one channel, one or more of the LO
phases of the individual AD9277s is in error.
S1
S2
S3
S4
E1
E2
E3
E4
90°
45°
135°
0°
SUMMED
OUTPUT
S1 + S2 + S3 + S4
S1 THROUGH S4
ARE NOW
IN PHASE
PHASE BIT
SETTINGS
CH 1
PHASE SET
FOR 135°
LAG
CH 2
PHASE SET
FOR 90°
LAG
CH 3
PHASE SET
FOR 45°
LAG
CH 4
PHASE SET
FOR 0°
LAG
TRANSDUCER
ELEMENTS TE1
THROUGH TE4
CONVERT US TO
ELECTRICAL
SIGNALS
LNA
4 US WAVES
ARE DELAYED
45° EACH WITH
RESPECT TO
EACH OTHER
08
18
1-
0
48
Figure 54. Simplified Example of the AD9277 Phase Shifter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RSC15DRXN | CONN EDGECARD 30POS DIP .100 SLD |
| AD9627-125EBZ | IC A/D 12BIT 125MSPS DL EVAL BRD |
| RSC13DRXI | CONN EDGECARD 26POS DIP .100 SLD |
| AD9238BCP-65EBZ | BOARD EVAL WITH AD9238BCP-65 |
| 1210R-100K | COIL .010UH PHENOLIC SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9277BSVZ | 功能描述:IC ADC 14BIT LNA/VGA/AAF 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD9278-50EBZ | 功能描述:BOARD EVALUATION FOR AD9278 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| AD9278BBCZ | 功能描述:IC ADC 12BIT 50MSPS 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD9279 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and CW I/Q Demodulator |
| AD9279-65EBZ | 功能描述:BOARD EVALUATION FOR AD9279 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。