- 您現在的位置：買賣IC網 > PDF目錄17022 > AD9277-50EBZ (Analog Devices Inc)BOARD EVAL FOR AD9277 PDF資料下載
參數資料
| 型號： | AD9277-50EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 27/48頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9277 |
| 設計資源： | AD9276/77 Eval Brd Gerber Files |
| 標準包裝： | 1 |
| ADC 的數量： | 1 |
| 位數： | 14 |
| 采樣率（每秒）： | 10M ~ 50M |
| 數據接口： | 串行，SPI? |
| 輸入范圍： | 733 mVpp |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9277 |
| 已供物品： | 板 |
| 相關產品： | AD9277BSVZ-ND - IC ADC 14BIT LNA/VGA/AAF 100TQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9277
Rev. 0 | Page 33 of 48
ADC
The AD9277 uses a pipelined ADC architecture. The quantized
output from each stage is combined into a 14-bit result in the
digital correction logic. The pipelined architecture permits the
first stage to operate on a new input sample and the remaining
stages to operate on preceding samples. Sampling occurs on the
rising edge of the clock.
The output staging block aligns the data, corrects errors, and
passes the data to the output buffers. The data is then serialized
and aligned to the frame and output clocks.
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9277 sample clock inputs
(CLK+ and CLK) should be clocked with a differential signal.
This signal is typically ac-coupled into the CLK+ and CLK pins
via a transformer or capacitors. These pins are biased internally
and require no additional bias.
Figure 63 shows the preferred method for clocking the AD9277.
A low jitter clock source, such as the Valpey Fisher oscillator
VFAC3-BHL50 MHz, is converted from single-ended to differ-
ential using an RF transformer. The back-to-back Schottky
diodes across the secondary transformer limit clock excursions
into the AD9277 to approximately 0.8 V p-p differential. This
helps to prevent the large voltage swings of the clock from
feeding through to other portions of the AD9277, and it
preserves the fast rise and fall times of the signal, which are
critical to low jitter performance.
0.1F
SCHOTTKY
DIODES:
HSM2812
3.3V
50 100
CLK–
CLK+
ADC
MINI-CIRCUITS
ADT1-1WT, 1:1Z
XFMR
VFAC3
OUT
0
81
-05
7
Figure 63. Transformer-Coupled Differential Clock
If a low jitter clock is available, another option is to ac-couple
a differential PECL signal to the sample clock input pins, as
shown in Figure 64. The AD951x family of clock drivers offers
excellent jitter performance.
100
0.1F
240
AD951x FAMILY
50*
CLK
*50 RESISTOR IS OPTIONAL.
PECL DRIVER
3.3V
OUT
VFAC3
08
18
1-
0
58
CLK–
CLK+
ADC
Figure 64. Differential PECL Sample Clock
0.1F
AD951x FAMILY
50*
CLK
*50 RESISTOR IS OPTIONAL.
LVDS DRIVER
3.3V
OUT
VFAC3
08
18
1-
0
59
100
CLK–
CLK+
ADC
Figure 65. Differential LVDS Sample Clock
In some applications, it is acceptable to drive the sample clock
inputs with a single-ended CMOS signal. In such applications,
CLK+ should be driven directly from a CMOS gate, and the
CLK pin should be bypassed to ground with a 0.1 μF capacitor
in parallel with a 39 kΩ resistor (see Figure 66). Although the
CLK+ input circuit supply is AVDD1 (1.8 V), this input is
designed to withstand input voltages of up to 3.3 V, making the
selection of the drive logic voltage very flexible.
0.1F
39k
CMOS DRIVER
50*
OPTIONAL
100
0.1F
CLK
*50 RESISTOR IS OPTIONAL.
AD951x FAMILY
3.3V
OUT
VFAC3
08
18
1-
06
0
CLK–
CLK+
ADC
Figure 66. Single-Ended 1.8 V CMOS Sample Clock
0.1F
CMOS DRIVER
50*
OPTIONAL
100
0.1F
CLK
*50 RESISTOR IS OPTIONAL.
AD951x FAMILY
3.3V
VFAC3
08
18
1-
0
61
0.1F
CLK–
CLK+
ADC
Figure 67. Single-Ended 3.3 V CMOS Sample Clock
Clock Duty Cycle Considerations
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals. As a result, these ADCs may
be sensitive to the clock duty cycle. Commonly, a 5% tolerance is
required on the clock duty cycle to maintain dynamic performance
characteristics. The AD9277 contains a duty cycle stabilizer (DCS)
that retimes the nonsampling edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows a wide range
of clock input duty cycles without affecting the performance of
the AD9277. When the DCS is on, noise and distortion perfor-
mance are nearly flat for a wide range of duty cycles. However,
some applications may require the DCS function to be off. If so,
keep in mind that the dynamic range performance can be affected
when operated in this mode. See Table 18 for more details on
using this feature.
相關PDF資料 |
PDF描述 |
|---|---|
| RSC15DRXN | CONN EDGECARD 30POS DIP .100 SLD |
| AD9627-125EBZ | IC A/D 12BIT 125MSPS DL EVAL BRD |
| RSC13DRXI | CONN EDGECARD 26POS DIP .100 SLD |
| AD9238BCP-65EBZ | BOARD EVAL WITH AD9238BCP-65 |
| 1210R-100K | COIL .010UH PHENOLIC SMD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9277BSVZ | 功能描述:IC ADC 14BIT LNA/VGA/AAF 100TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD9278-50EBZ | 功能描述:BOARD EVALUATION FOR AD9278 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數量:1 位數:12 采樣率（每秒）:94.4k 數據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| AD9278BBCZ | 功能描述:IC ADC 12BIT 50MSPS 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD9279 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and CW I/Q Demodulator |
| AD9279-65EBZ | 功能描述:BOARD EVALUATION FOR AD9279 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數量:1 位數:12 采樣率（每秒）:94.4k 數據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。