- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8974 > AD9707BCPZ (Analog Devices Inc)IC DAC TX 14BIT 175MSPS 32-LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9707BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 32/44頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC TX 14BIT 175MSPS 32-LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC® |
| 設(shè)置時(shí)間： | 11ns |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 50mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 175M |
| 產(chǎn)品目錄頁(yè)面： | 785 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
AD9704/AD9705/AD9706/AD9707
Data Sheet
Rev. B | Page 38 of 44
0
20
30
507090
10
40
60
80
I CL
K
V
DD
(m
A
)
fCLOCK (MSPS)
05
92
6-
0
99
0.2
0.6
0.4
0.8
1.0
1.2
1.4
Figure 85. ICLKVDD vs. fCLOCK (Differential Clock Mode) at CLKVDD = 1.8 V
Sleep Operation (Pin Mode)
turns off the output current and reduces the total power consumed
by the device. This mode is activated by applying a Logic 1 to
the SLEEP/CSB pin. The SLEEP/CSB pin logic threshold is
equal to 0.5 × DVDD. This digital input also contains an active
pull-down circuit.
power down and approximately 5 μs to power back up, when
3.3 V AVDD is used.
Sleep and Power-Down Operation (SPI Mode)
functions that can be controlled through the SPI. These power-
down modes can be used to minimize the power dissipation of
the device. The power-down functions are controlled through
Register 0x00, Bit 1 to Bit 3, of the SPI registers. Table 25
summarizes the power-down functions that can be controlled
through the SPI. The power-down mode can be enabled by
writing a Logic 1 to the corresponding bit in Register 0x00.
Table 25. Power-Down Mode Selection
Power-Down
Mode
(Reg. 0x00)
Bit Number
Functional Description
Clock Off
1
Turn off clock
Sleep
2
Turn off output current
Power Down
3
Turn off output current and
internal band gap reference
SELF-CALIBRATION
feature that improves the DNL of the device. Performing a self-
calibration on the device improves device performance in low
frequency applications. The device performance in applications
where the analog output frequencies are above 1 MHz are generally
influenced more by dynamic device behavior than by DNL, and
in these cases, self-calibration is unlikely to provide any benefits
self-calibration is helpful up to 20 MHz for two-tone IMD spaced
10 kHz apart.
88
86
84
82
80
78
0
0.2
0.4
0.6
0.8
059
26
-09
6
S
F
DR
(
d
B
c)
fOUT (MHz)
CALIBRATED
UNCALIBRATED
Figure 86. AD9707 SFDR vs. fOUT at 175 MSPS and IOUTFS = 2 mA
88
87
86
85
84
83
82
81
80
78
79
0
5
10
15
20
05
92
6-
0
97
IM
D
(
d
Bc
)
LOWER
fOUT (MHz)
CALIBRATED
UNCALIBRATED
Figure 87. IMD vs. Lower fOUT at 175 MSPS and IOUTFS = 2 mA
The calibration clock frequency is equal to the DAC clock divided
by the division factor chosen by the DIVSEL value. The frequency
of the calibration clock must be set to under 10 MHz for reliable
calibrations. Best results are obtained by setting DIVSEL[2:0]
(Register 0x0E, Bit 2 to Bit 0) to produce the lowest frequency
calibration clock frequency that the system requirements of the
user allows.
To perform a device self-calibration, use the following procedure:
1
Enable the calibration clock by setting the CALCLK
bit (Register 0x02, Bit 0).
2
Enable self-calibration by writing 0x40 to Register
0x0F.
3
Wait approximately 4500 calibration clock cycles. Each
calibration clock cycle is between 2 DAC clock cycles
and 256 DAC clock cycles, depending on the value of
DIVSEL[2:0].
4
Check if the self-calibration has completed by reading
the CALSTAT bit (Register 0x0F, Bit 7). A Logic 1
indicates the calibration has completed.
5
When the self-calibration has completed, write 0x00
to Register 0x0F.
6
Disable the calibration clock by clearing the CALCLK
bit (Register 0x02, Bit 0).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JTT-MZ-F3 | CONVERTER MOD DC/DC 6.5V 25W |
| LTC1448IS8#PBF | IC D/A CONV 12BIT R-R DUAL 8SOIC |
| VI-B4H-MY-F3 | CONVERTER MOD DC/DC 52V 50W |
| VI-B4H-MY-F2 | CONVERTER MOD DC/DC 52V 50W |
| VE-B4X-MV-F3 | CONVERTER MOD DC/DC 5.2V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9707BCPZRL7 | 功能描述:IC DAC TX 14BIT 175MSPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD9707-DPG2-EBZ | 功能描述:BOARD EVAL FOR AD9707 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9707-EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-/14-Bit, 175 MSPS TxDAC D/A Converters |
| AD9707-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9707 DigitalToAnalog Converters 8/10/12/14Bit, 175 MSPS TxDAC |
| AD9708 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 100 MSPS TxDAC D/A Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。