參數資料
型號： AD9716BCPZRL7
廠商： Analog Devices Inc
文件頁數： 28/80頁
文件大?。?/td> 0K
描述： IC DAC DUAL 12BIT LO PWR 40LFCSP
產品培訓模塊： Data Converter Fundamentals
DAC Architectures
標準包裝： 750
系列： TxDAC®
位數： 12
數據接口： 串行
轉換器數目： 2
電壓電源： 模擬和數字
功率耗散（最大）： 86mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤，CSP
供應商設備封裝： 40-LFCSP-VQ（6x6）
包裝： 帶卷 (TR)
輸出數目和類型： 4 電流，單極
采樣率（每秒）： 125M
AD9714/AD9715/AD9716/AD9717
Rev. A | Page 34 of 80
MSB/LSB TRANSFERS
The serial port of the AD9714/AD9715/AD9716/AD9717 can
support both most significant bit (MSB) first or least significant
bit (LSB) first data formats. This functionality is controlled by
the LSBFIRST bit (Register 0x00, Bit 6). The default is MSB first
(LSBFIRST = 0).
When LSBFIRST = 0 (MSB first), the instruction and data bytes
must be written from the most significant bit to the least significant
bit. Multibyte data transfers in MSB first format start with an
instruction byte that includes the register address of the most
significant data byte. Subsequent data bytes should follow in
order from a high address to a low address. In MSB first mode,
the serial port internal byte address generator decrements for
each data byte of the multibyte communications cycle.
When LSBFIRST = 1 (LSB first), the instruction and data bytes
must be written from the least significant bit to the most signifi-
cant bit. Multibyte data transfers in LSB first format start with
an instruction byte that includes the register address of the least
significant data byte followed by multiple data bytes. The serial
port internal byte address generator increments for each byte
of the multibyte communication cycle.
The serial port controller data address of the AD9714/AD9715/
AD9716/AD9717 decrements from the data address written
toward 0x00 for multibyte I/O operations if the MSB first mode
is active. The serial port controller address increments from the
data address written toward 0x1F for multibyte I/O operations
if the LSB first mode is active.
SERIAL PORT OPERATION
The serial port configuration of the AD9714/AD9715/AD9716/
AD9717 is controlled by Register 0x00. It is important to note
that the configuration changes immediately upon writing to the
last bit of the register. For multibyte transfers, writing to this
register can occur during the middle of the communications
cycle. Care must be taken to compensate for this new configu-
ration for the remaining bytes of the current communications cycle.
The same considerations apply to setting the software reset bit
(Register 0x00, Bit 5). All registers are set to their default values
except Register 0x00, which remains unchanged.
Use of single-byte transfers or initiating a software reset is
recommended when changing serial port configurations to
prevent unexpected device behavior.
R/W N1N0A4
A3
A2
A1 A0 D7N D6N D5N
D00
D10
D20
D30
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
CS
SCLK
SDIO
07
26
5-
29
1
Figure 85. Serial Register Interface Timing, MSB First Write
R/W N1
N0A4A3
A2
A1
A0
D7
D6N D5N
D00
D10
D20
D30
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SCLK
SDIO
SDO
07
26
5-
2
90
CS
Figure 86. Serial Register Interface Timing, MSB First Read
A0
A1 A2
A3
A4
N0
N1 R/W D00 D10 D20
D7N
D6N
D5N
D4N
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SCLK
SDIO
0
72
65
-289
CS
Figure 87. Serial Register Interface Timing, LSB First Write
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SCLK
SDIO
SDO
A0
A1
A2
A3
A4
N0
N1 R/W
D10 D20
D7N
D6N
D5N
D4N
D0
07
26
5-
2
8
CS
Figure 88. Serial Register Interface Timing, LSB First Read
PIN MODE
The AD9714/AD9715/AD9716/AD9717 can also be operated
without ever writing to the serial port. With the RESET/PINMD
pin tied high, the SCLK pin becomes CLKMD to provide for
clock mode control (see the Retimer section), the SDIO pin
becomes FORMAT and selects the input data format, and the
CS/PWRDN pin serves to power down the device.
Operation is otherwise exactly as defined by the default register
values in Table 13; therefore, external resistors at FSADJI and
FSADJQ are needed to set the DAC currents, and both DACs
are active. This is also a convenient quick checkout mode.
DAC currents can be externally adjusted in pin mode by sourcing
or sinking currents at the FSADJI/AUXI and FSADJQ/AUXQ
pins as desired with the fixed resistors installed. An op amp
output with appropriate series resistance is one of many possibili-
ties. This has the same effect as changing the resistor value.
Place at least 10 kΩ resistors in series right at the DAC to guard
against accidental short circuits and noise modulation. The
REFIO pin can be adjusted ±25% in a similar manner, if desired.
相關PDF資料
PDF描述
VE-J31-MW-S CONVERTER MOD DC/DC 12V 100W
AD9116BCPZRL7 IC DAC DUAL 12BIT LO PWR 40LFCSP
LTC6404CUD-1#PBF IC AMP/DRIVER DIFF 16-QFN
LTC6405CUD#PBF IC DIFF AMP/DRIVER R-R 16-QFN
VE-B3J-MX-S CONVERTER MOD DC/DC 36V 75W
相關代理商/技術參數
參數描述
AD9716-DPG2-EBZ 功能描述:ADC 12BIT DUAL 40LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:TxDAC® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9716-EBZ 制造商:Analog Devices 功能描述:DUAL 12 BIT LOW POWER CONVERTER - Boxed Product (Development Kits) 制造商:Rochester Electronics LLC 功能描述:
AD9717 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, 8-/10-/12-/14-Bit Low Power Digital-to-Analog Converters
AD9717BCPZ 功能描述:IC DAC DUAL 14BIT LO PWR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數:12 數據接口:串行 轉換器數目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數目和類型:2 電壓，單極 采樣率（每秒）:* 產品目錄頁面:1398 (CN2011-ZH PDF)
AD9717BCPZ 制造商:Analog Devices 功能描述:IC DAC 14BIT 125MSPS LFCSP-40
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*